

**W65C816S
INFORMATION, SPECIFICATION AND DATA SHEET**

	MLB	IRQB	ABORIB	RDY	VPB	VSS	RESB	VDA	M/X	PHI2(IN)	BE	
	6	5	4	3	2	1	44	43	42	41	40	
NMIB	7										39	E
VPA	8										38	R/WB
VDD	9										37	VDD
A0	10										36	D0/BA0
A1	11										35	D1/BA1
VSS	12										34	D2/BA2
A2	13										33	D3/BA3
A3	14										32	D4/BA4
A4	15										31	D5/BA5
A5	16										30	D6/BA6
A6	17										29	D7/BA7
	18	19	20	21	22	23	24	25	26	27	28	
	A7	A8	A9	A10	A11	VSS	VSS	A12	A13	A14	A15	

W65C816S

INFORMATION APPLICATION AND DATA SHEET
 WASC-100
 THE WESTERN DESIGN CENTER, INC.

NO.	DESCRIPTION	QTY	UNIT	PRICE	TOTAL	REMARKS
1	WASC-100	1	EA	100.00	100.00	
2	WASC-100	1	EA	100.00	100.00	
3	WASC-100	1	EA	100.00	100.00	
4	WASC-100	1	EA	100.00	100.00	
5	WASC-100	1	EA	100.00	100.00	
6	WASC-100	1	EA	100.00	100.00	
7	WASC-100	1	EA	100.00	100.00	
8	WASC-100	1	EA	100.00	100.00	
9	WASC-100	1	EA	100.00	100.00	
10	WASC-100	1	EA	100.00	100.00	
11	WASC-100	1	EA	100.00	100.00	
12	WASC-100	1	EA	100.00	100.00	
13	WASC-100	1	EA	100.00	100.00	
14	WASC-100	1	EA	100.00	100.00	
15	WASC-100	1	EA	100.00	100.00	
16	WASC-100	1	EA	100.00	100.00	
17	WASC-100	1	EA	100.00	100.00	
18	WASC-100	1	EA	100.00	100.00	
19	WASC-100	1	EA	100.00	100.00	
20	WASC-100	1	EA	100.00	100.00	
21	WASC-100	1	EA	100.00	100.00	
22	WASC-100	1	EA	100.00	100.00	
23	WASC-100	1	EA	100.00	100.00	
24	WASC-100	1	EA	100.00	100.00	
25	WASC-100	1	EA	100.00	100.00	
26	WASC-100	1	EA	100.00	100.00	
27	WASC-100	1	EA	100.00	100.00	
28	WASC-100	1	EA	100.00	100.00	
29	WASC-100	1	EA	100.00	100.00	
30	WASC-100	1	EA	100.00	100.00	
31	WASC-100	1	EA	100.00	100.00	
32	WASC-100	1	EA	100.00	100.00	
33	WASC-100	1	EA	100.00	100.00	
34	WASC-100	1	EA	100.00	100.00	
35	WASC-100	1	EA	100.00	100.00	
36	WASC-100	1	EA	100.00	100.00	
37	WASC-100	1	EA	100.00	100.00	
38	WASC-100	1	EA	100.00	100.00	
39	WASC-100	1	EA	100.00	100.00	
40	WASC-100	1	EA	100.00	100.00	
41	WASC-100	1	EA	100.00	100.00	
42	WASC-100	1	EA	100.00	100.00	
43	WASC-100	1	EA	100.00	100.00	
44	WASC-100	1	EA	100.00	100.00	
45	WASC-100	1	EA	100.00	100.00	
46	WASC-100	1	EA	100.00	100.00	
47	WASC-100	1	EA	100.00	100.00	
48	WASC-100	1	EA	100.00	100.00	
49	WASC-100	1	EA	100.00	100.00	
50	WASC-100	1	EA	100.00	100.00	

WDC reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. Information contained herein is provided gratuitously and without liability, to any user. Reasonable efforts have been made to verify the accuracy of the information but no guarantee whatsoever is given as to the accuracy or as to its applicability to particular uses. In every instance, it must be the responsibility of the user to determine the suitability of the products for each application. WDC products are not authorized for use as critical components in life support devices or systems. Nothing contained herein shall be construed as a recommendation to use any product in violation of existing patents or other rights of third parties. The sale of any WDC product is subject to all WDC Terms and Conditions of Sales and Sales Policies, copies of which are available upon request.

Copyright (C) 1981-1990 by The Western Design Center, Inc. All rights reserved, including the right of reproduction in whole or in part in any form.

TABLE OF CONTENTS

INTRODUCTION	1
SECTION 1 W65C816S FUNCTIONAL DESCRIPTION	2
1.1 Instruction Register and Decode	2
1.2 Timing Control Unit	2
1.3 Arithmetic and Logic Unit	2
1.4 Internal Registers	2
1.5 Accumulators	2
1.6 Data Bank Register	3
1.7 Direct	3
1.8 Index	3
1.9 Processor Status	3
1.10 Program Bank Register	3
1.11 Program Counter	4
1.12 Stack Pointer	4
Figure 1-1 W65C816S Internal Architecture Simplified Block Diagram	5
Figure 1-2 W65C816S Microprocessor Programming Model	6
Figure 1-3 W65C816S Status Register Coding	6
SECTION 2 PIN FUNCTION DESCRIPTION	7
Figure 2-1 W65C816S 44 Pin PLCC Pinout	7
Figure 2-2 W65C816S 40 Pin PDIP Pinout	8
Figure 2-3 W65C816S 44 PIN QIP Pinout	9
Table 2-1 Pin Function Table	10
2.1 Abort	10
2.2 Address Bus	10
2.3 Bus Enable	11
2.4 Data/Address Bus	11
2.5 Emulation Status	11
2.6 Interrupt Request	11
2.7 Memory Lock	11
2.8 Memory/Index Select Status	11
2.9 Non-Maskable Interrupt	11
2.10 Phase 2 In	12
2.11 Read/Write	12
2.12 Ready	12
2.13 Reset	12
2.14 Valid Data Address and Valid Program Address	13
2.15 VDD and VSS	13
2.16 Vector Pull	13

TABLE OF CONTENTS

INTRODUCTION

SECTION I: WEATHER-TYPE DESCRIPTION

1.1	Introduction
1.2	Through Control
1.3	Address and Data
1.4	Internal Register
1.5	Accumulators
1.6	Local Bank Register
1.7	Stack
1.8	Index
1.9	Program Status
1.10	Program Bank Register
1.11	Program Counter
1.12	Stack Pointer
1.13	Figure 1-1: Weather-Typed Instruction Format
1.14	Figure 1-2: Weather-Typed Instruction Format
1.15	Figure 1-3: Weather-Typed Instruction Format

SECTION II: PIN FUNCTION DESCRIPTION

2.1	Figure 2-1: Weather-Typed Instruction Format
2.2	Figure 2-2: Weather-Typed Instruction Format
2.3	Figure 2-3: Weather-Typed Instruction Format
2.4	Table 2-1: Pin Function Table
2.5	Address Bus
2.6	Data Bus
2.7	Reset
2.8	Interrupt
2.9	Memory Load
2.10	Memory Store
2.11	Non-Ready
2.12	Ready
2.13	RD
2.14	RD and RD
2.15	RD and RD
2.16	RD and RD

SECTION 3 ADDRESSING MODES	14
3.1 Reset and Interrupt Vectors	14
3.2 Stack	14
3.3 Direct	14
3.4 Program Address Space	14
3.5 Data Address Space	14
Table 3-2 Addressing Mode Summary	20
SECTION 4 TIMING, AC AND DC CHARACTERISTICS	21
4.1 Absolute Maximum Ratings	21
Table 4-1 Absolute Maximum Ratings	21
4.2 DC Characteristics	22
Table 4-2 DC Characteristics	22
4.3 AC Characteristics	23
Table 4-3A W65C816S AC Characteristics - 8, 10, 14 MHz	23
Table 4-3B W65C816S AC Characteristics - 16, 18, 20 MHz	24
Figure 4-1 General Timing Diagram	25
SECTION 5 ORDERING INFORMATION	26
SECTION 6 APPLICATION INFORMATION	27
Table 6-1 W65C816S Instruction Set-Alphabetical Sequence	27
Table 6-2 Vector Locations	28
Table 6-3 Opcode Matrix	29
Table 6-4 Operation, Operation Codes and Status Register	31
Table 6-5 Instruction Operation	35
Figure 6-1 Bank Address Latching Circuit	43
SECTION 7 RECOMMENDED W65C816S ASSEMBLER SYNTAX STANDARDS	44
7.1 Directives	44
7.2 Comments	44
7.3 The Source Line	44
Table 7-1 Alternate Mnemonics	45
Table 7-2 Address Mode Formats	46
Table 7-3 Byte Selection Operator	47

SECTION 3: ADMINISTRATIVE MATTERS

11	Table 3-1: Administrative Matters
12	Table 3-2: Administrative Matters
13	Table 3-3: Administrative Matters
14	Table 3-4: Administrative Matters
15	Table 3-5: Administrative Matters
16	Table 3-6: Administrative Matters
17	Table 3-7: Administrative Matters
18	Table 3-8: Administrative Matters
19	Table 3-9: Administrative Matters
20	Table 3-10: Administrative Matters

SECTION 4: ADMINISTRATION ACTIVITIES

21	Table 4-1: Administration Activities
22	Table 4-2: Administration Activities
23	Table 4-3: Administration Activities
24	Table 4-4: Administration Activities
25	Table 4-5: Administration Activities
26	Table 4-6: Administration Activities
27	Table 4-7: Administration Activities
28	Table 4-8: Administration Activities
29	Table 4-9: Administration Activities
30	Table 4-10: Administration Activities

SECTION 5: ORGANIZATIONAL INFORMATION

31	Table 5-1: Organizational Information
32	Table 5-2: Organizational Information
33	Table 5-3: Organizational Information
34	Table 5-4: Organizational Information
35	Table 5-5: Organizational Information
36	Table 5-6: Organizational Information
37	Table 5-7: Organizational Information
38	Table 5-8: Organizational Information
39	Table 5-9: Organizational Information
40	Table 5-10: Organizational Information

SECTION 6: RECORDS AND INFORMATION TAX RETURNABLE

41	Table 6-1: Records and Information Tax Returnable
42	Table 6-2: Records and Information Tax Returnable
43	Table 6-3: Records and Information Tax Returnable
44	Table 6-4: Records and Information Tax Returnable
45	Table 6-5: Records and Information Tax Returnable
46	Table 6-6: Records and Information Tax Returnable
47	Table 6-7: Records and Information Tax Returnable
48	Table 6-8: Records and Information Tax Returnable
49	Table 6-9: Records and Information Tax Returnable
50	Table 6-10: Records and Information Tax Returnable

SECTION 8	CAVEATS	48
	Table 8-1 W65C816S Compatibility Issues	48
8.1	Stack Addressing	51
8.2	Direct Addressing	51
8.3	Absolute Indexed Addressing	51
8.4	ABORTB Input	51
8.5	VDA and VPA Valid Memory Address Output Signals	52
8.6	Apple II, IIe, IIc and II+ Disk Systems	52
8.7	DB/BA operation when RDY is Pulled Low	52
8.8	M/X Output	52
8.9	All Opcodes Function in All Modes of Operation	52
8.10	Indirect Jumps	52
8.11	Switching Modes	53
8.12	How Hardware Interrupts, BRK, and COP Instructions Affect the Program	
	Bank and the Data Bank Registers	53
8.13	Binary Mode	53
8.14	WAI Instruction	53
8.15	The STP Instruction	53
8.16	COP Signatures	54
8.17	WDM Opcode Use	54
8.18	RDY Pulled During Write	54
8.19	MVN and MVP Affects on the Data Bank Register	54
8.20	Interrupt Priorities	54
8.21	Transfers from 8-Bit to 16-Bit, or 16-Bit to 8-Bit Registers	54
8.22	Stack Transfers	54

SECTION 4 - CAPITAL

10	Table 4-1 - Officers' Compensation Plans	10
11	Table 4-2 - Director Compensation	11
12	Table 4-3 - Director Election	12
13	Table 4-4 - Director Election	13
14	Table 4-5 - Director Election	14
15	Table 4-6 - Director Election	15
16	Table 4-7 - Director Election	16
17	Table 4-8 - Director Election	17
18	Table 4-9 - Director Election	18
19	Table 4-10 - Director Election	19
20	Table 4-11 - Director Election	20
21	Table 4-12 - Director Election	21
22	Table 4-13 - Director Election	22
23	Table 4-14 - Director Election	23
24	Table 4-15 - Director Election	24
25	Table 4-16 - Director Election	25
26	Table 4-17 - Director Election	26
27	Table 4-18 - Director Election	27
28	Table 4-19 - Director Election	28
29	Table 4-20 - Director Election	29
30	Table 4-21 - Director Election	30
31	Table 4-22 - Director Election	31
32	Table 4-23 - Director Election	32
33	Table 4-24 - Director Election	33
34	Table 4-25 - Director Election	34
35	Table 4-26 - Director Election	35
36	Table 4-27 - Director Election	36
37	Table 4-28 - Director Election	37
38	Table 4-29 - Director Election	38
39	Table 4-30 - Director Election	39
40	Table 4-31 - Director Election	40
41	Table 4-32 - Director Election	41
42	Table 4-33 - Director Election	42
43	Table 4-34 - Director Election	43
44	Table 4-35 - Director Election	44
45	Table 4-36 - Director Election	45
46	Table 4-37 - Director Election	46
47	Table 4-38 - Director Election	47
48	Table 4-39 - Director Election	48
49	Table 4-40 - Director Election	49
50	Table 4-41 - Director Election	50
51	Table 4-42 - Director Election	51
52	Table 4-43 - Director Election	52
53	Table 4-44 - Director Election	53
54	Table 4-45 - Director Election	54
55	Table 4-46 - Director Election	55
56	Table 4-47 - Director Election	56
57	Table 4-48 - Director Election	57
58	Table 4-49 - Director Election	58
59	Table 4-50 - Director Election	59
60	Table 4-51 - Director Election	60
61	Table 4-52 - Director Election	61
62	Table 4-53 - Director Election	62
63	Table 4-54 - Director Election	63
64	Table 4-55 - Director Election	64
65	Table 4-56 - Director Election	65
66	Table 4-57 - Director Election	66
67	Table 4-58 - Director Election	67
68	Table 4-59 - Director Election	68
69	Table 4-60 - Director Election	69
70	Table 4-61 - Director Election	70
71	Table 4-62 - Director Election	71
72	Table 4-63 - Director Election	72
73	Table 4-64 - Director Election	73
74	Table 4-65 - Director Election	74
75	Table 4-66 - Director Election	75
76	Table 4-67 - Director Election	76
77	Table 4-68 - Director Election	77
78	Table 4-69 - Director Election	78
79	Table 4-70 - Director Election	79
80	Table 4-71 - Director Election	80
81	Table 4-72 - Director Election	81
82	Table 4-73 - Director Election	82
83	Table 4-74 - Director Election	83
84	Table 4-75 - Director Election	84
85	Table 4-76 - Director Election	85
86	Table 4-77 - Director Election	86
87	Table 4-78 - Director Election	87
88	Table 4-79 - Director Election	88
89	Table 4-80 - Director Election	89
90	Table 4-81 - Director Election	90
91	Table 4-82 - Director Election	91
92	Table 4-83 - Director Election	92
93	Table 4-84 - Director Election	93
94	Table 4-85 - Director Election	94
95	Table 4-86 - Director Election	95
96	Table 4-87 - Director Election	96
97	Table 4-88 - Director Election	97
98	Table 4-89 - Director Election	98
99	Table 4-90 - Director Election	99
100	Table 4-91 - Director Election	100

INTRODUCTION

The WDC W65C816S is a fully static CMOS 16-bit microprocessor featuring total software compatibility with the 8-bit NMOS and CMOS 6500-series predecessors. The W65C816S extends addressing to a full 16 megabytes. These devices offer the many advantages of CMOS technology, including increased noise immunity, higher reliability, and greatly reduced power requirements. A software switch determines whether the processor is in the 8-bit "emulation" mode, or in the native mode, thus allowing existing systems to use the expanded features.

As shown in the processor programming model, Figure 1-1, the Accumulator, ALU, X and Y Index registers, and Stack Pointer register have all been extended to 16 bits. A new 16-bit Direct Page register augments the Direct Page addressing mode (formerly Zero Page addressing). Separate Program Bank and Data Bank registers allow 24-bit memory addressing with segmented or linear addressing.

Four new signals provide the system designer with many options. The ABORT input can interrupt the currently executing instruction without modifying internal register, thus allowing virtual memory system design. Valid Data Address (VDA) and Valid Program Address (VPA) outputs facilitate dual cache memory by indicating whether a data segment or program segment is accessed. Modifying a vector is made easy by monitoring the Vector Pull (VP) output. Future Microprocessors will support all current W65C816S operating modes for both index and offset address generation.

The information included in this data sheet reflects a standard 5 volt power supply specification. The testing process can be modified to meet most custom needs for power supply voltage, temperature or timing.

KEY FEATURES OF THE W65C816S

- Advanced fully static CMOS design for low power consumption and increased noise immunity
- Single 1.2-6.0 volt power supply, as specified
- Emulation mode allows complete hardware and software compatibility with 6502 designs
- 24-bit address bus allows access to 16 MBytes of memory space
- Full 16-bit ALU, Accumulator, Stack Pointer and Index Registers
- Valid Data Address (VDA) and Valid Program Address (VPA) output allows dual cache and cycle steal DMA implementation
- Vector Pull (VP) output indicates when interrupt vectors are being addressed; may be used to implement vectored interrupt design
- Abort (ABORT) input and associated vector supports virtual memory system design
- Low power consumption (2mA @ 7MHz) allows battery-powered operation (1 μ A) standby current.
- Separate program and data bank registers allow program segmentation or full 16 MByte linear addressing
- New Direct Register and stack relative addressing provides capability for re-entrant, re-cursive and re-locatable programming
- 24 addressing modes - 13 original 6502 modes with 91 instructions using 255 opcodes
- Wait-for-Interrupt (WAI) and Stop-the-Clock (STP) instructions further reduce power consumption, decrease interrupt latency and allows synchronization with external events
- Co-Processor (COP) instruction with associated vector supports co-processor configurations, i.e., floating point processors
- Block move ability

INTRODUCTION

The WDC W62012 is a fully static CMOS 16-bit microcontroller featuring built-in software and hardware for real-time control. The W62012 extends the capabilities of the 8085 and CMOS 8085 microcontroller. The W62012 extends the 8085 to a full 16-bit processor. These features offer the many advantages of CMOS technology including increased noise immunity, higher speeds, low power consumption, and a wide software selection. The W62012 is available in the 16-pin DIP package or in the 28-pin Quad Flat Pack package. Existing systems can be upgraded to use the W62012.

As shown in the processor programming model, Figure 1, the W62012 has 16 Kbytes of program memory and 512 bytes of data memory. The W62012 has 16-bit registers and 16-bit data bus. The W62012 has 16-bit program counter, 16-bit stack pointer, 16-bit instruction register, 16-bit program status word, and 16-bit data bus. The W62012 has 16-bit program counter, 16-bit stack pointer, 16-bit instruction register, 16-bit program status word, and 16-bit data bus.

Four new registers provide the second design with many features. The W62012 has 16-bit registers and 16-bit data bus. The W62012 has 16-bit program counter, 16-bit stack pointer, 16-bit instruction register, 16-bit program status word, and 16-bit data bus. The W62012 has 16-bit program counter, 16-bit stack pointer, 16-bit instruction register, 16-bit program status word, and 16-bit data bus.

The information included in this data sheet is for design and production. The design engineer can be notified to get the design needs for power supply, temperature, and other factors.

KEY FEATURES OF THE W62012

- 16-bit program counter, 16-bit stack pointer, 16-bit instruction register, 16-bit program status word, and 16-bit data bus.
- 16-bit program counter, 16-bit stack pointer, 16-bit instruction register, 16-bit program status word, and 16-bit data bus.
- 16-bit program counter, 16-bit stack pointer, 16-bit instruction register, 16-bit program status word, and 16-bit data bus.
- 16-bit program counter, 16-bit stack pointer, 16-bit instruction register, 16-bit program status word, and 16-bit data bus.
- 16-bit program counter, 16-bit stack pointer, 16-bit instruction register, 16-bit program status word, and 16-bit data bus.
- 16-bit program counter, 16-bit stack pointer, 16-bit instruction register, 16-bit program status word, and 16-bit data bus.
- 16-bit program counter, 16-bit stack pointer, 16-bit instruction register, 16-bit program status word, and 16-bit data bus.
- 16-bit program counter, 16-bit stack pointer, 16-bit instruction register, 16-bit program status word, and 16-bit data bus.
- 16-bit program counter, 16-bit stack pointer, 16-bit instruction register, 16-bit program status word, and 16-bit data bus.
- 16-bit program counter, 16-bit stack pointer, 16-bit instruction register, 16-bit program status word, and 16-bit data bus.

- 16-bit program counter, 16-bit stack pointer, 16-bit instruction register, 16-bit program status word, and 16-bit data bus.
- 16-bit program counter, 16-bit stack pointer, 16-bit instruction register, 16-bit program status word, and 16-bit data bus.
- 16-bit program counter, 16-bit stack pointer, 16-bit instruction register, 16-bit program status word, and 16-bit data bus.
- 16-bit program counter, 16-bit stack pointer, 16-bit instruction register, 16-bit program status word, and 16-bit data bus.
- 16-bit program counter, 16-bit stack pointer, 16-bit instruction register, 16-bit program status word, and 16-bit data bus.
- 16-bit program counter, 16-bit stack pointer, 16-bit instruction register, 16-bit program status word, and 16-bit data bus.
- 16-bit program counter, 16-bit stack pointer, 16-bit instruction register, 16-bit program status word, and 16-bit data bus.
- 16-bit program counter, 16-bit stack pointer, 16-bit instruction register, 16-bit program status word, and 16-bit data bus.
- 16-bit program counter, 16-bit stack pointer, 16-bit instruction register, 16-bit program status word, and 16-bit data bus.
- 16-bit program counter, 16-bit stack pointer, 16-bit instruction register, 16-bit program status word, and 16-bit data bus.

SECTION 1

W65C816S FUNCTIONAL DESCRIPTION

The W65C816S provides the design engineer with upward mobility and software compatibility in applications where a 16-bit system configuration is desired. The W65C816S's 16-bit hardware configuration, coupled with current software allows a wide selection of system applications. In the Emulation mode, the W65C816S offers many advantages, including full software compatibility with 6502 coding. In addition, the W65C816S's powerful instruction set and addressing modes make it an excellent choice for new 16-bit designs.

Internal organization of the W65C816S can be divided into two parts: 1) The Register Section and 2) The Control Section. Instructions (or opcodes) obtained from program memory are executed by implementing a series of data transfers within the Register Section. Signals that cause data transfers to be executed are generated within the Control Section. The W65C816S has a 16-bit internal architecture with an 8-bit external data bus.

1.1 Instruction Register and Decode (IR)

An opcode enters the processor on the Data Bus, and is latched into the Instruction Register during the instruction fetch cycle. This instruction is then decoded, along with timing and interrupt signals, to generate the various Instruction Register control signals.

1.2 Timing Control Unit (TCU)

The Timing Control Unit keeps track of each instruction cycle as it is executed. The TCU is set to zero each time an instruction fetch is executed, and is advanced at the beginning of each cycle for as many cycles as is required to complete the instruction. Each data transfer between registers depends upon decoding the contents of both the Instruction Register and the Timing Control Unit.

1.3 Arithmetic and Logic Unit (ALU)

All arithmetic and logic operations take place within the 16-bit ALU. In addition to data operations, the ALU also calculates the effective address for relative and indexed addressing modes. The result of a data operation is stored in either memory or an internal register. Carry, Negative, Overflow and Zero flags may be updated following the ALU data operation.

1.4 Internal Registers (Refer to Programming Model)

1.5 Accumulators (A,B,C)

The Accumulator is a general purpose register which stores one of the operands, or the result of most arithmetic and logical operations. In the Native mode ($E=0$), when the Accumulator Select Bit (M) equals zero, the Accumulator is established as 16 bits wide ($A+B=C$). When the Accumulator Select Bit (M) equals one, the Accumulator is 8 bits wide (A). In this case, the upper 8 bits (B) may be used for temporary storage in conjunction with the Exchange Accumulator (XBA) instruction.

1.6 Data Bank Register (DBR)

During modes of operation, the 8-bit Data Bank Register holds the default bank address for memory transfers. The 24-bit address is composed of the 16-bit instruction effective address and the 8-bit Data Bank address. The register value is multiplexed with the data value and is present on the Data/Address lines during the first half of a data transfer memory cycle for the W65C816S. The Data Bank Register is initialized to zero during Reset.

1.7 Direct (D)

The 16-bit Direct Register provides an address offset for all instructions using direct addressing. The effective bank zero address is formed by adding the 8-bit instruction operand address to the Direct Register. The Direct Register is initialized to zero during Reset.

1.8 Index (X and Y)

There are two Index Registers (X and Y) which may be used as general purpose registers or to provide an index value for calculation of the effective address. When executing an instruction with indexed addressing, the microprocessor fetches the opcode and the base address, and then modifies the address by adding the Index Register contents to the address prior to performing the desired operation. Pre-indexing or post-indexing of indirect addresses may be selected. In the Native mode ($E=0$), both Index Registers are 16 bits wide (providing the Index Select Bit (X) equals zero). If the Index Select Bit (X) equals one, both registers will be 8 bits wide, and the high byte is forced to zero.

1.9 Processor Status (P)

The 8-bit Processor Status Register contains status flags and mode select bits. The Carry (C), Negative (N), Overflow (V), and Zero (Z) status flags serve to report the status of most ALU operations. These status flags are tested by use of Conditional Branch instructions. The Decimal (D), IRQ Disable (I), Memory/Accumulator (M), and Index (X) bits are used as mode select flags. These flags are set by the program to change microprocessor operations.

The Emulation (E) select and the Break (B) flags are accessible only through the Processor Status Register. The Emulation mode select flag is selected by the Exchange Carry and Emulation Bits (XCE) instruction. Table 8-1, W65C816S Compatibility Information, illustrates the features of the Native ($E=0$) and Emulation ($E=1$) modes. The M and X flags are always equal to one in the Emulation mode. When an interrupt occurs during the Emulation mode, the Break flag is written to stack memory as bit 4 of the Processor Status Register.

1.10 Program Bank Register (PBR)

The 8-bit Program Bank Register holds the bank address for all instruction fetches. The 24-bit address consists of the 16-bit instruction effective address and the 8-bit Program Bank address. The register value is multiplexed with the data bus and presented on the Data bus lines during the first half of a program memory cycle. The Program Bank Register is initialized to zero during Reset. The PHK instruction pushes the PBR register onto the Stack.

1.11 Program Counter (PC)

The 16-bit Program Counter Register provides the addresses which are used to step the microprocessor through sequential program instructions. The register is incremented each time an instruction or operand is fetched from program memory.

1.12 Stack Pointer (S)

The Stack Pointer is a 16-bit register which is used to indicate the next available location in the stack memory area. It serves as the effective address in stack addressing modes as well as subroutine and interrupt processing. The Stack Pointer allows simple implementation of nested subroutines and multiple-level interrupts. During the Emulation mode, the Stack Pointer high-order byte (SH) is always equal to one. The bank address for all stack operations is Bank zero.




Figure 1-1 W65C816S Internal Architecture Simplified Block Diagram

8 BITS	8 BITS	8 BITS
Data Bank Register (DBR)	X Register High (XH)	X Register Low (XL)
Data Bank Register (DBR)	Y Register High (YH)	Y Register Low (YL)
00	Stack Register High (SH)	Stack Register Low (SL)
	Accumulator (B)	Accumulator (A)
Program Bank Register (PBR)	Program (PCH)	Counter (PCL)
00	Direct Register High (DH)	Direct Register Low (DL)

Shaded blocks = 6502 registers

Figure 1-2 W65C816S Microprocessor Programming Model




Figure 1-3 W65C816S Status Register Coding

1982	1981	1980
1979	1978	1977
1976	1975	1974
1973	1972	1971
1970	1969	1968
1967	1966	1965
1964	1963	1962
1961	1960	1959
1958	1957	1956
1955	1954	1953
1952	1951	1950

Figure 1. WESTERN REGIONAL OFFICE PROGRAMMING MODEL




Figure 2. WESTERN REGIONAL OFFICE PROGRAMMING MODEL

SECTION 2

PIN FUNCTION DESCRIPTION

	MILB	IRQB	ABORIB	RDY	VPB	VSS (1)	RESB	VDA	M/X	PHI2(IN)	BE	
	6	5	4	3	2	1	44	43	42	41	40	
NMIB	7										39	E
VPA	8										38	R/WB
VDD	9										37	VDD (1)
A0	10										36	D0/BA0
A1	11										35	D1/BA1
(1) VSS	12					W65C816S					34	D2/BA2
A2	13										33	D3/BA3
A3	14										32	D4/BA4
A4	15										31	D5/BA5
A5	16										30	D6/BA6
A6	17										29	D7/BA7
	18	19	20	21	22	23	24	25	26	27	28	
	A7	A8	A9	A10	A11	(1) VSS	VSS	A12	A13	A14	A15	

(1) Power supply pins not available on the 40 pin version. These power supply pins have been added for improved performance.

Figure 2-1 W65C816S 44 Pin PLCC Pinout

VPB	1	W65C816S	40	RESB
RDY	2		39	VDA
ABORTB	3		38	M/X
IRQB	4		37	PHI2(IN)
MLB	5		36	BE
NMIB	6		35	E
VPA	7		34	R/WB
VDD	8		33	D0/BA0
A0	9		32	D1/BA1
A1	10		31	D2/BA2
A2	11		30	D3/BA3
A3	12		29	D4/BA4
A4	13		28	D5/BA5
A5	14		27	D6/BA6
A6	15		26	D7/BA7
A7	16		25	A15
A8	17		24	A14
A9	18		23	A13
A10	19		22	A12
A11	20		21	VSS

Figure 2-2 W65C816S 40 Pin PDIP Pinout

Table 2-1 Pin Function Table

Pin	Description
A0-A15	Address Bus
ABORTB	Abort Input
BE	Bus Enable
PHI2(IN)	Phase 2 In Clock
D0/BA0-D7/BA7	Data Bus, Multiplexed W65C816S
E	Emulation Select
IRQB	Interrupt Request
MLB	Memory Lock
M/X	Mode Select (Pm or Px)
NC	No Connect
NMIB	Non-Maskable Interrupt
RDY	Ready
RESB	Reset
R/WB	Read/Write
VDA	Valid Data Address
VPB	Vector Pull
VPA	Valid Program Address
VDD	Positive Power Supply (+5 volts)
VSS	Internal Logic Ground

2.1 Abort (ABORTB)

The Abort input is used to abort instructions (usually due to an Address Bus condition). A negative transition will inhibit modification of any internal register during the current instruction. Upon completion of this instruction, an interrupt sequence is initiated. The location of the aborted opcode is stored as the return address in stack memory. The Abort vector address is 00FFF8,9 (Emulation mode) or 00FFE8,9 (Native mode). Note that ABORTB is a pulse-sensitive signal; i.e., an abort will occur whenever there is a negative pulse (or level) on the ABORTB pin during a PHI2 clock.

2.2 Address Bus (A0-A15)

These sixteen output lines form the Address Bus for memory and I/O exchange on the Data Bus. When using the W65C816S, the address lines may be set to the high impedance state by the Bus Enable (BE) signal.

2.3 Bus Enable (BE)

The Bus Enable input signal allows external control of the Address and Data Buffers, as well as the R/WB signal. With Bus Enable high, the R/WB and Address Buffers are active. The Data/Address Buffers are active during the first half of every cycle and the second half of a write cycle. When BE is low, these buffers are disabled. Bus Enable is an asynchronous signal.

2.4 Data/Address Bus (D0/BA0-D7/BA7)

These eight lines multiplex address bits BA0-BA7 with the data value. The address is present during the first half of a memory cycle, and the data value is read or written during the second half of the memory cycle. Two memory cycles are required to transfer 16-bit values. These lines may be set to the high impedance state by the Bus Enable (BE) signal.

2.5 Emulation Status (E)

The Emulation Status output reflects the state of the Emulation (E) mode flag in the Processor Status (P) Register. This signal may be thought of as an opcode extension and used for memory and system management.

2.6 Interrupt Request (IRQB)

The Interrupt Request input signal is used to request that an interrupt sequence be initiated. When the IRQB Disable (I) flag is cleared, a low input logic level initiates an interrupt sequence after the current instruction is completed. The Wait-for-Interrupt (WAI) instruction may be executed to ensure the interrupt will be recognized immediately. The Interrupt Request vector address is 00FFFE,F (Emulation mode) or 00FFEE,F (Native mode). Since IRQB is a level-sensitive input, an interrupt will occur if the interrupt source was not cleared since the last interrupt. Also, no interrupt will occur if the interrupt source is cleared prior to interrupt recognition.

2.7 Memory Lock (MLB)

The Memory Lock output may be used to ensure the integrity of Read-Modify-Write instructions in a multiprocessor system. Memory Lock indicates the need to defer arbitration of the next bus cycle. Memory Lock is low during the last three or five cycles of ASL, DEC, INC, LSR, ROL, ROR, TRB, and TSB memory referencing instructions, depending on the state of the M flag.

2.8 Memory/Index Select Status (M/X)

This multiplexed output reflects the state of the Accumulator (M) and Index (X) select flags (bits 5 and 4 of the Processor Status (P) Register. Flag M is valid during the Phase 2 clock negative transition and Flag X is valid during the Phase 2 clock positive transition. These bits may be thought of as opcode extensions and may be used for memory and system management.

2.9 Non-Maskable Interrupt (NMIB)

A negative transition on the NMIB input initiates an interrupt sequence. A high-to-low transition initiates an interrupt sequence after the current instruction is completed. The Wait for Interrupt (WAI) instruction may be executed to ensure that the interrupt will be recognized immediately. The Non-Maskable Interrupt vector address is 00FFFA,B (Emulation mode) or 00FFEA,B (Native mode). Since NMIB is an edge-sensitive input, an interrupt will occur if there is a negative transition while servicing a previous interrupt. Also, no interrupt will occur if NMIB remains low.

2.10 Phase 2 In (PHI2(IN))

This is the system clock input to the microprocessor internal clock generator (equivalent to PHI0(IN) on the 6502). During the low power Standby Mode, PHI2(IN) can be held in either state to preserve the contents of internal registers.

2.11 Read/Write (R/WB)

When the R/WB output signal is in the high state, the microprocessor is reading data from memory or I/O. When in the low state, the Data Bus contains valid data from the microprocessor which is to be stored at the addressed memory location. When using the W65C816S, the R/WB signal may be set to the high impedance state by Bus Enable (BE).

2.12 Ready (RDY)

This bidirectional signal indicates that a Wait for Interrupt (WAI) instruction has been executed allowing the user to halt operation of the microprocessor. A low input logic level will halt the microprocessor in its current state. Returning RDY to the active high state allows the microprocessor to continue following the next Phase 2 In Clock negative transition. The RDY signal is internally pulled low following the execution of a Wait for Interrupt (WAI) instruction, and then returned to the high state when a RESB, ABORTB, NMIB, or IRQB external interrupt is provided. This feature may be used to eliminate interrupt latency by placing the WAI instruction at the beginning of the IRQB servicing routine. If the IRQB Disable flag has been set, the next instruction will be executed when the IRQB occurs. The processor will not stop after a WAI instruction if RDY has been forced to a high state. The Stop (STP) instruction has no effect on RDY. The RDY pin has an active pullup. When outputting a low level, the pullup is disabled. The RDY pin can still be wired ORed.

2.13 Reset (RESB)

The Reset input is used to initialize the microprocessor and start program execution. The Reset input buffer has hysteresis such that a simple R-C timing circuit may be used with the internal pullup device. The RESB signal must be held low for at least two clock cycles after VDD reaches operating voltage. Ready (RDY) has no effect while RESB is being held low. During the Reset conditioning period, the following period, the following processor initialization takes place:

		Registers									
		D=0000								SH=01	
		DBR=00								XH=00	
		PRB=00								YH=00	
	P =	N	V	M	X	D	I	Z	C/E		
		*	*	1	1	0	1	*	*/1		*=not initialized

STP and WAI instructions are cleared.

Signals

E=1	VDA=0
M/X=1	VP-=1
R/WB=1	VPA=0
SYNC=0	

When Reset is brought high, an interrupt sequence is initiated:

- R/WB remains in the high state during the stack address cycles.
- The Reset vector address is 00FFFC,D.

2.14 Valid Data Address and Valid Program Address (VDA and VPA)

These two output signals indicate valid memory addresses when high and must be used for memory or I/O address qualification.

VDA	VPA	
0	0	Internal Operation-Address and Data Bus available. The Address Bus may be invalid.
0	1	Valid program address-may be used for program cache control.
1	0	Valid data address-may be used for data cache control.
1	1	Opcode fetch-may be used for program cache control and single step control

2.15 VDD and VSS

VDD is the positive supply voltage and VSS is system logic ground.

2.16 Vector Pull (VPB)

The Vector Pull output indicates that a vector location is being addressed during an interrupt sequence. VPB is low during the last two interrupt sequence cycles, during which time the processor reads the interrupt vector. The VPB signal may be used to select and prioritize interrupts from several sources by modifying the vector addresses.

Variable Address and Variable Address (CA and VPA)

These two output signals indicate the current address of the data bus for output or input operation.

YPA	VPA
0	0
1	1
0	0
1	1

YPA and VPA

YPA is the positive supply voltage and VPA is a common mode ground.

YPA and VPA

The YPA and VPA signals are used to indicate the current address of the data bus for output or input operation. The YPA signal is the positive supply voltage and the VPA signal is a common mode ground. The YPA and VPA signals are used to indicate the current address of the data bus for output or input operation.

SECTION 3

ADDRESSING MODES

The W65C816S is capable of directly addressing 16 MBytes of memory. This address space has special significance within certain addressing modes, as follows:

3.1 Reset and Interrupt Vectors

The Reset and Interrupt Vectors use the majority of the fixed addresses between 00FFE0 and 00FFFF.

3.2 Stack

The Stack may be use memory from 000000 to 00FFFF. The effective address of Stack and Stack Relative addressing modes will be always be within this range.

3.3 Direct

The Direct addressing modes are usually used to store memory registers and pointers. The effective address generated by Direct, Direct,X and Direct,Y addressing modes is always in Bank 0 (000000-00FFFF).

3.4 Program Address Space

The Program Bank register is not affected by the Relative, Relative Long, Absolute, Absolute Indirect, and Absolute Indexed Indirect addressing modes or by incrementing the Program Counter from FFFF. The only instructions that affect the Program Bank register are: RTI, RTL, JML, JSL, and JMP Absolute Long. Program code may exceed 64K bytes although code segments may not span bank boundaries.

3.5 Data Address Space

The Data Address space is contiguous throughout the 16 MByte address space. Words, arrays, records, or any data structures may span 64 KByte bank boundaries with no compromise in code efficiency. The following addressing modes generate 24-bit effective addresses:

- Direct Indexed Indirect (d,x)
- Direct Indirect Indexed (d),y
- Direct Indirect (d)
- Direct Indirect Long [d]
- Direct Indirect Long Indexed [d],y
- Absolute a
- Absolute a,x
- Absolute a,y
- Absolute Long al
- Absolute Long Indexed al,x
- Stack Relative Indirect Indexed (d,x),y


The following addressing mode descriptions provide additional detail as to how effective addresses are calculated. Twenty-four addressing modes are available for the W65C816S.

3.5.1 Immediate Addressing-#

The operand is the second byte (second and third bytes when in the 16-bit mode) of the instruction.


3.5.2 Absolute-a

With Absolute addressing the second and third bytes of the instruction form the low-order 16 bits of the effective address. The Data Bank Register contains the high-order 8 bits of the operand address.




3.5.3 Absolute Long-al

The second, third and fourth byte of the instruction form the 24-bit effective address.



3.5.4 Direct-d

The second byte of the instruction is added to the Direct Register (D) to form the effective address. An additional cycle is required when the Direct Register is not page aligned (DL not equal 0). The Bank register is always 0.



3.5.5 Accumulator-A


This form of addressing always uses a single byte instruction. The operand is the Accumulator.

3.5.6 Implied-i

Implied addressing uses a single byte instruction. The operand is implicitly defined by the instruction.


3.5.7 Direct Indirect Indexed-(d),y

This address mode is often referred to as Indirect,Y. The second byte of the instruction is added to the Direct Register (D). The 16-bit contents of this memory location is then combined with the Data Bank register to form a 24-bit base address. The Y Index Register is added to the base address to form the effective address.




3.5.8 Direct Indirect Long Indexed-[d],y

With this addressing mode, the 24-bit base address is pointed to by the sum of the second byte of the instruction and the Direct Register. The effective address is this 24-bit base address plus the Y Index Register.




3.5.9 Direct Indexed Indirect-(d,x)

This address mode is often referred to as Indirect,X. The second byte of the instruction is added to the sum of the Direct Register and the X Index Register. The result points to the X low-order 16 bits of the effective address. The Data Bank Register contains the high-order 8 bits of the effective address.




3.5.10 Direct Indexed With X-d,x

The second byte of the instruction is added to the sum of the Direct Register and the X Index Register to form the 16-bit effective address. The operand is always in Bank 0.




3.5.11 Direct Indexed With Y-d,y

The second byte of the instruction is added to the sum of the Direct Register and the Y Index Register to form the 16-bit effective address. The operand is always in Bank 0.




3.5.12 Absolute Indexed With X-a,x

The second and third bytes of the instruction are added to the X Index Register to form the low-order 16-bits of the effective address. The Data Bank Register contains the high-order 8 bits of the effective address.




3.5.13 Absolute Long Indexed With X-al,x

The second, third and fourth bytes of the instruction form a 24-bit base address. The effective address is the sum of this 24-bit address and the X Index Register.



3.5.14 Absolute Indexed With Y-a,y

The second and third bytes of the instruction are added to the Y Index Register to form the low-order 16 bits of the effective address. The Data Bank Register contains the high-order 8 bits of the effective address.



3.5.15 Program Counter Relative-r


This address mode, referred to as Relative Addressing, is used only with the Branch instructions. If the condition being tested is met, the second byte of the instruction is added to the Program Counter, which has been updated to point to the opcode of the next instruction. The offset is a signed 8-bit quantity in the range from -128 to 127. The Program Bank Register is not affected.

3.5.16 Program Counter Relative Long-rl

This address mode, referred to as Relative Long Addressing, is used only with the Unconditional Branch Long instruction (BRL) and the Push Effective Relative instruction (PER). The second and third bytes of the instruction are added to the Program Counter, which has been updated to point to the opcode of the next instruction. With the branch instruction, the Program Counter is loaded with the result. With the Push Effective Relative instruction, the result is stored on the stack. The offset is a signed 16-bit quantity in the range from -32768 to 32767. The Program Bank Register is not affected.

3.5.17 Absolute Indirect-(a)


The second and third bytes of the instruction form an address to a pointer in Bank 0. The Program Counter is loaded with the first and second bytes at this pointer. With the Jump Long (JML) instruction, the Program Bank Register is loaded with the third byte of the pointer.



New PC = (indirect address)
with JML:
New PC = (indirect address)
New PBR = (indirect address +2)


3.5.18 Direct Indirect-(d)

The second byte of the instruction is added to the Direct Register to form a pointer to the low-order 16 bits of the effective address. The Data Bank Register contains the high-order 8 bits of the effective address.




3.5.19 Direct Indirect Long-[d]

The second byte of the instruction is added to the Direct Register to form a pointer to the 24-bit effective address.



3.5.20 Absolute Indexed Indirect-(a,x)

The second and third bytes of the instruction are added to the X Index Register to form a 16-bit pointer in Bank 0. The contents of this pointer are loaded in the Program Counter. The Program Bank Register is not changed.




3.5.21 Stack-s

Stack addressing refers to all instructions that push or pull data from the stack, such as Push, Pull, Jump to Subroutine, Return from Subroutine, Interrupts, and Return from Interrupt. The bank address is always 0. Interrupt Vectors are always fetched from Bank 0.


3.5.22 Stack Relative-d,s

The low-order 16 bits of the effective address is formed from the sum of the second byte of the instruction and the stack pointer. The high-order 8 bits of the effective address is always zero. The relative offset is an unsigned 8-bit quantity in the range of 0 to 255.




3.5.23 Stack Relative Indirect Indexed-(d,s),y

The second byte of the instruction is added to the Stack Pointer to form a pointer to the low-order 16-bit base address in Bank 0. The Data Bank Register contains the high-order 8 bits of the base address. The effective address is the sum of the 24-bit base address and the Y Index Register.



3.5.24 Block Source Bank, Destination Bank-xyz

This addressing mode is used by the Block Move instructions. The second byte of the instruction contains the high-order 8 bits of the destination address. The Y Index Register contains the low-order 16 bits of the destination address. The third byte of the instruction contains the high-order 8 bits of the source address. The X Index Register contains the low-order bits of the source address. The C Accumulator contains one less than the number of bytes to move. The second byte of the block move instructions is also loaded into the Data Bank Register.



Increment (MVN) or decrement (MVP) X and Y.
 Decrement C (if greater than zero), then PC+3 → PC.

Table 3-2 Addressing Mode Summary

Address Mode	Instruction Times in Memory Cycle		Memory Utilization in Number of Program Sequence Bytes	
	Original 8-bit NMOS 6502	New W65C816S	Original 8-bit NMOS 6502	New W65C816S
1. Immediate	2	2 (3)	2	2 (3)
2. Absolute	4 (5)	4 (3,5)	3	3
3. Absolute Long	-	5 (3)	-	4
4. Direct	3 (5)	3 (3,4,5)	2	2
5. Accumulator	2	2	1	1
6. Implied	2	2	1	1
7. Direct Indirect Indexed (d),y	5 (1)	5 (1,3,4)	2	2
8. Direct Indirect Indexed Long [d],y	-	6 (3,4)	-	2
9. Direct Indexed Indirect (d,x)	6	6 (3,4)	2	2
10. Direct, X	4 (5)	4 (3,4,5)	2	2
11. Direct, Y	4	4 (3,4)	2	2
12. Absolute, X	4 (1,5)	4 (1,3,5)	3	3
13. Absolute Long, X	-	5 (3)	-	4
14. Absolute, Y	4 (1)	4 (1,3)	3	3
15. Relative	2 (1,2)	2 (2)	2	2
16. Relative Long	-	3 (2)	-	3
17. Absolute Indirect (Jump)	5	5	3	3
18. Direct Indirect	-	5 (3,4)	-	2
19. Direct Indirect Long	-	6 (3,4)	-	2
20. Absolute Indexed Indirect (Jump)	-	6	-	3
21. Stack	3-7	3-8	1-3	1-4
22. Stack Relative	-	4 (3)	-	2
23. Stack Relative Indirect Indexed	-	7 (3)	-	2
24. Block Move X,Y,C (Source, Destination, Block Length)	-	7	-	3

Notes (these are indicated in parentheses):

1. Page boundary, add 1 cycle if page boundary is crossed when forming address.
2. Branch taken, add 1 cycle if branch is taken.
3. M = 0 or X = 0, 16 bit operation, add 1 cycle, add 1 byte for immediate.
4. Direct register low (DL) not equal zero, add 1 cycle.
5. Read-Modify-Write, add 2 cycles for M = 1, add 3 cycles for M = 0.

Table 1 - Summary of Design Data

Designation	Design Data		Material	Remarks
	Length (ft)	Width (ft)		
1. Deck	100	100	Concrete	
2. Slab	100	100	Concrete	
3. Wall	100	100	Concrete	
4. Column	100	100	Concrete	
5. Beam	100	100	Concrete	
6. Floor	100	100	Concrete	
7. Ceiling	100	100	Concrete	
8. Foundation	100	100	Concrete	
9. Retaining Wall	100	100	Concrete	
10. Staircase	100	100	Concrete	
11. Elevator	100	100	Concrete	
12. Core	100	100	Concrete	
13. Shaft	100	100	Concrete	
14. Stairwell	100	100	Concrete	
15. Lobby	100	100	Concrete	
16. Corridor	100	100	Concrete	
17. Office	100	100	Concrete	
18. Conference Room	100	100	Concrete	
19. Reception Area	100	100	Concrete	
20. Restroom	100	100	Concrete	
21. Storage	100	100	Concrete	
22. Mechanical Room	100	100	Concrete	
23. Electrical Room	100	100	Concrete	
24. Utility Room	100	100	Concrete	
25. Parking	100	100	Concrete	

Notes: 1. All dimensions are in feet and inches. 2. All materials are concrete unless otherwise specified. 3. All walls are 12 inches thick. 4. All floors are 4 inches thick. 5. All ceilings are 8 inches thick. 6. All foundations are 18 inches thick. 7. All retaining walls are 18 inches thick. 8. All staircases are 12 inches thick. 9. All elevators are 12 inches thick. 10. All cores are 12 inches thick. 11. All shafts are 12 inches thick. 12. All stairwells are 12 inches thick. 13. All lobbies are 12 inches thick. 14. All corridors are 12 inches thick. 15. All offices are 12 inches thick. 16. All conference rooms are 12 inches thick. 17. All reception areas are 12 inches thick. 18. All restrooms are 12 inches thick. 19. All storage areas are 12 inches thick. 20. All mechanical rooms are 12 inches thick. 21. All electrical rooms are 12 inches thick. 22. All utility rooms are 12 inches thick. 23. All parking areas are 12 inches thick.

SECTION 4

TIMING, AC AND DC CHARACTERISTICS

4.1 Absolute Maximum Ratings

Table 4-1 Absolute Maximum Ratings

Rating	Symbol	Value
Supply Voltage	VDD	-0.3 to +7.0V
Input Voltage	VIN	-0.3 to VDD +0.3V
Operating Temperature	TA	0°C to +70°C
Storage Temperature	TS	-55°C to +150°C

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

Note: Exceeding these ratings may result in permanent damage. Functional operation under these conditions is not implied.

4.2 DC Characteristics $V_{DD} = 5.0V \pm 5\%$, $V_{SS} = 0V$, $T_A = 0^\circ C$ to $+70^\circ C$

Table 4-2 DC Characteristics

Parameter	Symbol	Min	Max	Unit
Input High Voltage RDY, IRQB, Data, PHI2(IN), NMIB, ABORTB, BE, RESB	V_{ih}	VDD-0.2 VDD-0.2	VDD+0.3 VDD+0.3	V V
Input Low Voltage RDY, IRQB, Data, PHI2(IN), NMIB, ABORTB, BE, RESB	V_{il}	VSS-0.3 VSS-0.3	VSS+0.2 VSS+0.2	V V
Input Leakage Current ($V_{in}=0.4$ to 2.4) RDY, (Active Pullup) PHI2(IN) Address, Data, R/WB, (Off state, BE=0), All other inputs	I_{in}	-100 -1 -10	10 1 10	μA μA μA
Output High Voltage ($I_{oh}=-100\mu A$) Data, Address, R/WB, MLB, VPB, M/X, E, VDA, VPA	V_{oh}	0.7VDD	-	V
Output Low Voltage ($I_{ol}=1.6mA$) Data, Address, R/WB, MLB, VPB, M/X, E, VDA, VPA	V_{ol}	-	0.4	V
Supply Current (no load)	I_{dd}		1.5	mA/MHz
Standby Current (No Load, Data Bus = VSS or VDD) RESB, NMIB, IRQB, BE, ABORTB, PHI2(IN)=VDD	I_{sby}	-	1	μA
Capacitance ($V_{in}=0V$, $T_A=25^\circ C$, $f=2MHz$) PHI2(IN), M/X, VDA, RESB, VPB, RDY, ABORTB, IRQB, MLB, NMIB, VPA, E, BE Address, Data, R/W- (Off state) * Not inspected during production test; verified on a sample basis.	C_{in} C_{ts}	- -	10 15	pF pF

4.3 AC Characteristics $V_{DD} = 5.0V \pm 5\%$, $V_{SS} = 0V$, $T_A = 0^\circ C$ to $+70^\circ C$ (*3)

Table 4-3A W65C816S AC Characteristics - 8, 10, 14 MHz

Parameter	Symbol	8MHz		10MHz		14 MHz		Unit
		Min	Max	Min	Max	Min	Max	
Cycle Time	t _{CYC}	125	DC	100	DC	70	DC	nS
Clock Pulse Width Low	t _{PWL}	62	-	50	-	35	-	nS
Clock Pulse Width High	t _{PWH}	62	-	50	-	35	-	nS
Fall Time, Rise Time	t _F , t _R	-	5	-	5	-	5	nS
A0-A15 Hold Time	t _{AH}	10	-	10	-	10	-	nS
A0-A15 Setup Time	t _{ADS}	-	40	-	30	-	30	nS
BA0-BA7 Hold Time	t _{BH}	10	-	10	-	10	-	nS
BA0-BA7 Setup Time	t _{BAS}	-	45	-	45	-	33	nS
Access Time	t _{ACC}	70	-	55	-	30	-	nS
Read Data Hold Time	t _{DHR}	10	-	10	-	10	-	nS
Read Data Setup Time	t _{DSR}	15	-	15	-	10	-	nS
Write Data Delay Time	t _{MDS}	-	40	-	40	-	30	nS
Write Data Hold Time	t _{DHW}	10	-	10	-	10	-	nS
Processor Control Setup Time	t _{PCS}	15	-	15	-	10	-	nS
Processor Control Hold Time	t _{PCH}	10	-	10	-	10	-	nS
E, MX Output Hold Time	t _{EH}	5	-	5	-	5	-	nS
E, MX Output Setup Time	t _{ES}	15	-	15	-	10	-	nS
Capacitive Load (*1)	CEXT	-	35	-	35	-	35	pF
BE to Valid Data(*2)	t _{BVD}	-	25	-	25	-	25	nS

(*1) Applied to Address, Data, R/W

(*2) BE to High Impedance State is not testable but should be the same amount of time as BE to Valid Data.

(*3) Custom testing available covering full, voltage range 6.0-1.2 volts, temperature and timing.


Table 4-3B W65C816S AC Characteristics - 16, 18, 20 MHz

Parameter	Symbol	16MHz		18MHz		20 MHz		Unit
		Min	Max	Min	Max	Min	Max	
Cycle Time	tCYC	60	DC	55	DC	50	DC	nS
Clock Pulse Width Low	tPWL	30	-	28	-	25	-	nS
Clock Pulse Width High	tPWH	30	-	27	-	25	-	nS
Fall Time, Rise Time	tF,tR	-	5	-	5	-	5	nS
A0-A15 Hold Time	tAH	10	-	10	-	10	-	nS
A0-A15 Setup Time	tADS	-	30	-	28	-	25	nS
BA0-BA7 Hold Time	tBH	10	-	10	-	10	-	nS
BA0-BA7 Setup Time	tBAS	-	30	-	23	-	20	nS
Access Time	tACC	20	-	20	-	20	-	nS
Read Data Hold Time	tDHR	10	-	10	-	10	-	nS
Read Data Setup Time	tDSR	10	-	7	-	5	-	nS
Write Data Delay Time	tMDS	-	28	-	22	-	20	nS
Write Data Hold Time	tDHW	10	-	10	-	10	-	nS
Processor Control Setup Time	tPCS	10	-	10	-	5	-	nS
Processor Control Hold Time	tPCH	10	-	10	-	10	-	nS
E, MX Output Hold Time	tEH	5	-	5	-	5	-	nS
E, MX Output Setup Time	tES	5	-	5	-	5	-	nS
Capacitive Load (*1)	CEXT	-	35	-	35	-	35	pF
BE to Valid Data(*2)	tBVD	-	25	-	25	-	20	nS

(*1) Applied to Address, Data, R/W

(*2) BE to High Impedance State is not testable but should be the same amount of time as BE to Valid Data.

(*3) Custom testing available covering full, voltage range 6.0-1.2 volts, temperature and timing.



Timing Notes:

1. Timing measurement points are 1.5V and 1.5V for $V_{DD} = 5V$.

Figure 4-1 General Timing Diagram

SECTION 5

ORDERING INFORMATION

W65C816SPL-10	
Description	W
W-Standard	
Product Identification Number	65C816S
Package	PL
P-plastic dual in-line, 40 leads	
PL-plastic leaded chip carrier, 44 leads	
Q-quad in-line, 44 leads	
Temperature/Processing	
Blank- 0°C to + 70°C	
Performance Designator	-10
Designators selected for speed and power. -8 8MHz -10 10MHz -14 14MHz -16 16MHz -18 18MHz -20 20MHz	

General sales or technical assistance, and information about devices supplied to a custom specification may be requested from:

The Western Design Center, Inc.
2166 East Brown Road
Mesa, Arizona 85213
Phone: 602-962-4545 Fax: 602-835-6442
BBS: 602-962-0322

WARNING: MOS CIRCUITS ARE SUBJECT TO DAMAGE FROM STATIC DISCHARGE

Internal static discharge circuits are provided to minimize part damage due to environmental static electrical charge build-ups. Industry established recommendations for handling MOS circuits include:

1. Ship and store product in conductive shipping tubes or conductive foam plastic. Never ship or store product in non-conductive plastic containers or non-conductive plastic foam material.
2. Handle MOS parts only at conductive work stations.
3. Ground all assembly and repair tools.

SECTION 6

APPLICATION INFORMATION

Table 6-1 W65C816S Instruction Set-Alphabetical Sequence (continued on following page)

ADC	Add Memory to Accumulator with Carry	INY	Increment Index Y by One
AND	"AND" Memory with Accumulator	JML	Jump Long
ASL	Shift One Bit Left, Memory or Accumulator	JMP	Jump to New Location
BCC	Branch on Carry Clear (Pc=0)	JSL	Jump Subroutine Long
BCS	Branch on Carry Set (Pc=1)	JSR	Jump to New Location Saving Return
BEQ	Branch if Equal (Pz=1)	LDA	Load Accumulator with Memory
BIT	Bit Test	LDX	Load Index X with Memory
BMI	Branch if Result Minus (Pn=1)	LDY	Load Index Y with Memory
BNE	Branch if Not Equal (Pz=0)	LSR	Shift One Bit Right (Memory or Accumulator)
BPL	Branch if Result Plus (Pn=0)	MVN	Block Move Negative
BRA	Branch Always	MVP	Block Move Positive
BRK	Force Break	NOP	No Operation
BRL	Branch Always Long	ORA	"OR" Memory with Accumulator
BVC	Branch on Overflow Clear (Pv=0)	PEA	Push Effective Absolute Address on Stack (or Push Immediate Data on Stack)
BVS	Branch on Overflow Set (Pv=1)	PEI	Push Effective Absolute Address on Stack (Or Push Direct Data on Stack)
CLC	Clear Carry Flag	PER	Push Effective Program Counter Relative Address on Stack
CLD	Clear Decimal Mode	PHA	Push Accumulator on Stack
CLI	Clear Interrupt Disable Bit	PHB	Push Data Bank Register on Stack
CLV	Clear Overflow Flag	PHD	Push Direct Register on Stack
CMP	Compare Memory and Accumulator	PHK	Push Program Bank Register on Stack
COP	Coprocessor	PHP	Push Processor Status on Stack
CPX	Compare Memory and Index X	PHX	Push Index X on Stack
CPY	Compare Memory and Index Y	PHY	Push Index Y on Stack
DEC	Decrement Memory or Accumulator by One	PLA	Pull Accumulator from Stack
DEX	Decrement Index X by One	PLB	Pull Data Bank Register from Stack
DEY	Decrement Index Y by One	PLD	Pull Direct Register from Stack
EOR	"Exclusive OR" Memory with Accumulator	PLP	Pull Processor Status from Stack
INC	Increment Memory or Accumulator by One	PLX	Pull Index X from Stack
INX	Increment Index X by One	PLY	Pull Index Y from Stack

REP	Reset Status Bits	TAY	Transfer Accumulator to Index Y
ROL	Rotate One Bit Left (Memory or Accumulator)	TCD	Transfer C Accumulator to Direct Register
ROR	Rotate One Bit Right (Memory or Accumulator)	TCS	Transfer C Accumulator to Stack Pointer Register
RTI	Return from Interrupt	TDC	Transfer Direct Register to C Accumulator
RTL	Return from Subroutine Long	TRB	Test and Reset Bit
RTS	Return from Subroutine	TSE	Test and Set Bit
SBC	Subtract Memory from Accumulator with Borrow	TSC	Transfer Stack Pointer Register to C Accumulator
SEP	Set Processor Status Bit	TSX	Transfer Stack Pointer Register to Index X
SEC	Set Carry Flag	TXA	Transfer Index X to Accumulator
SED	Set Decimal Mode	TXS	Transfer Index X to Stack Pointer Register
SEI	Set Interrupt Disable Status	TXY	Transfer Index X to Index Y
STA	Store Accumulator in Memory	TYA	Transfer Index Y to Accumulator
STP	Stop the Clock	TYX	Transfer Index Y to Index X
STX	Store Index X in Memory	WAI	Wait for Interrupt
STY	Store Index Y in Memory	WDM	Reserved for future use
STZ	Store Zero in Memory	XBA	Exchange B and A Accumulator
TAX	Transfer Accumulator in Index X	XCE	Exchange Carry and Emulation Bits

Table 6-2 Vector Locations

E = 1			E = 0		
00FFFE,F-	IRQB/BRK	Hardware/Software	00FFEE,F-	IRQB	Hardware
00FFFC,D-	RESETB	Hardware	00FFEC,D-	(Reserved)	
00FFFA,B-	NMIB	Hardware	00FFEA,B-	NMIB	Hardware
00FFF8,9-	ABORTB	Hardware	00FFE8,9-	ABORTB	Hardware
00FFF6,7-	(Reserved)		00FFE6,7-	BRK	Software
00FFF4,5-	COP	Software	00FFE4,5-	COP	Software

The VP output is low during the two cycles used for vector location access. When an interrupt is executed, D=0 and I=1 in Status Register P.

Table 6-3 Opcode Matrix (continued on following page)

M S D	LSD																M S D
0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	0	
BRK ^a 2 8	ORA (d,x) 2 6	COP ^a 2 8	ORA d,s 2 4	TSB d 2 5	ORA d 2 3	ASL d 2 5	ORA (d) 2 6	PHI ^a 1 3	ORA # 2 2	ASL A 1 2	PHI d ^a 1 4	TSB ^a 3 6	ORA ^a 3 4	ASL ^a 3 8	ORA al 4 6	0	
BPL ^r 2 2	ORA (d),y 2 6	ORA (d) 2 5	ORA (d),y 2 7	TRB d 2 5	ORA d,x 2 4	ASL d,x 2 6	ORA (d),y 2 6	CLC ⁱ 1 2	ORA ^a ,y 3 4	INC A 1 2	TCS ⁱ 1 2	TRB ^a 3 6	ORA ^a ,x 3 4	ASL ^a ,x 3 7	ORA al,x 4 6	1	
JSR ^a 3 6	AND (d,x) 2 6	JSL al 4 8	AND d,s 2 4	BIT d 2 3	AND d 2 3	ROL d 2 5	AND (d) 2 6	PLP ^a 1 4	AND # 2 2	ROL A 1 2	PLD ^a 1 6	BIT ^a 3 4	AND ^a 3 4	ROL ^a 3 8	AND al 4 6	2	
BMI ^r 2 2	AND (d),y 2 6	AND (d) 2 5	AND (d),y 2 7	BIT d,x 2 4	AND d,x 2 4	ROL d,x 2 6	AND (d),y 2 6	SEC ⁱ 1 2	AND ^a ,y 3 4	DEC A 1 2	TSC ⁱ 1 2	BIT ^a ,x 3 4	AND ^a ,x 3 4	ROL ^a ,x 3 7	AND al,x 4 6	3	
RTI ^a 1 7	EOR (d,x) 2 6	WDM 2 2	EOR d,s 2 4	MVP xy ^e 3 7	EOR d 2 3	LSR d 2 5	EOR (d) 2 6	PHA ^a 1 3	EOR # 2 2	LSR A 1 2	PHK ^a 1 3	JMP ^a 3 3	EOR ^a 3 4	LSR ^a 3 8	EOR al 4 6	4	
BVC ^r 2 2	EOR (d),y 2 6	EOR (d) 2 5	EOR (d),y 2 7	MVN xy ^e 3 7	EOR d,x 2 4	LSR d,x 2 6	EOR (d),y 2 6	CLI ⁱ 1 2	EOR ^a ,y 3 4	PHY ^a 1 3	TCD ⁱ 1 2	JMP al 4 4	EOR ^a ,x 3 4	LSR ^a ,x 3 7	EOR al,x 4 6	5	
RTS ^a 1 8	ABC (d,x) 2 6	PER ^a 3 6	ABC d,s 2 4	STZ d 2 3	ABC d 2 3	ROR d 2 5	ABC (d) 2 6	PLA ^a 1 4	ABC # 2 2	ROR A 1 2	RTL ^a 1 6	JMP (a) 3 6	ABC ^a 3 4	ROR ^a 3 8	ABC al 4 6	6	
BVS ^r 2 2	ABC (d),y 2 6	ABC (d) 2 5	ABC (d),y 2 7	STZ d,x 2 4	ABC d,x 2 4	ROR d,x 2 6	ABC (d),y 2 6	SEI ⁱ 1 2	ABC ^a ,y 3 4	PLY ^a 1 4	TDC ⁱ 1 2	JMP (a,x) 3 6	ABC ^a ,x 3 4	ROR ^a ,x 3 7	ABC al,x 4 6	7	
BRA ^r 2 2	STA (d,x) 2 6	BRL r ⁱ 3 3	STA d,s 2 4	STY d 2 3	STA d 2 3	STX d 2 3	STA (d) 2 6	DEY ⁱ 1 2	BIT # 2 2	TXA ⁱ 1 2	PHB ^a 1 3	STY ^a 3 4	STA ^a 3 4	STX ^a 3 4	STA al 4 6	8	
BCC ^r 2 2	STA (d),y 2 6	STA (d) 2 5	STA (d),y 2 7	STY d,x 2 4	STA d,x 2 4	STX d,x 2 4	STA (d),y 2 6	TYA ⁱ 1 2	STA ^a ,y 3 6	TXS ⁱ 1 2	TXY ⁱ 1 2	STZ ^a 3 4	STA ^a ,x 3 6	STZ ^a ,x 3 6	STA al,x 4 6	9	
LDY # 2 2	LDA (d,x) 2 6	LDX # 2 2	LDA d,s 2 4	LDY d 2 3	LDA d 2 3	LDX d 2 3	LDA (d) 2 6	TAY ⁱ 1 2	LDA # 2 2	TAX ⁱ 1 2	PLB ^a 1 4	LDY ^a 3 4	LDA ^a 3 4	LDX ^a 3 4	LDA al 4 6	A	
BCSR ^r 2 2	LDA (d),y 2 6	LDA (d) 2 5	LDA (d),y 2 7	LDY d,x 2 4	LDA d,x 2 4	LDX d,x 2 4	LDA (d),y 2 6	CLV ⁱ 1 2	LDA ^a ,y 3 4	TSX ⁱ 1 2	TYX ⁱ 1 2	LDY ^a ,x 3 4	LDA ^a ,x 3 4	LDX ^a ,y 3 4	LDA al,x 4 6	B	
CPY # 2 2	CMP (d,x) 2 6	REP # 2 3	CMP d,s 2 4	CPY d 2 3	CMP d 2 3	DEC d 2 5	CMP (d) 2 6	INV ⁱ 1 2	CMP # 2 2	DEX ⁱ 1 2	WAI ⁱ 1 3	CPY ^a 3 4	CMP ^a 3 4	DEC ^a 3 8	CMP al 4 6	C	
BNE ^r 2 2	CMP (d),y 2 6	CMP (d) 2 5	CMP (d),y 2 7	PEI ^a 2 6	CMP d,x 2 4	DEC d,x 2 6	CMP (d),y 2 6	CLD ⁱ 1 2	CMP ^a ,y 3 4	PHX ^a 1 3	STP ⁱ 1 3	JML (a) 3 6	CMP ^a ,x 3 4	DEC ^a ,x 3 7	CMP al,x 4 6	D	
CPX # 2 2	SBC (d),y 2 6	SEP # 2 3	SBC d,s 2 4	CPX d 2 3	SBC d 2 3	INC d 2 5	SBC (d) 2 6	INX ⁱ 1 2	SBC # 2 2	NOPI 1 2	XBA ⁱ 1 3	CPX ^a 3 4	SBC ^a 3 4	INC ^a 3 8	SBC al 4 6	E	
BEQ ^r 2 2	SBC (d),y 2 6	SBC (d) 2 5	SBC (d),y 2 7	PEA ^a 3 6	SBC d,x 2 4	INC d,x 2 6	SBC (d),y 2 6	SED ⁱ 1 2	SBC ^a ,y 3 4	PLX ^a 1 4	XCE ⁱ 1 2	JSR (a,x) 3 6	SBC ^a ,x 3 4	INC ^a ,x 3 7	SBC al,x 4 6	F	
0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		

Symbol	Addressing Mode	Symbol	Addressing Mode
#	immediate	[d]	direct indirect long
A	accumulator	[d],y	direct indirect long indexed
r	program counter relative	a	absolute
ri	program counter relative long	a,x	absolute indexed (with x)
i	implied	a,y	absolute indexed (with y)
s	stack	al	absolute long
d	direct	al,x	absolute long indexed
d,x	direct indexed (with x)	d,s	stack relative
d,y	direct indexed (with y)	(d,s),y	stack relative indirect indexed
(d)	direct indirect	(a)	absolute indirect
(d,x)	direct indexed indirect	(a,x)	absolute indexed indirect
(d),y	direct indirect indexed	xyz	block move

Op Code Matrix Legend

INSTRUCTION MNEMONIC		ADDRESSING MODE
	* = New W65C816S OpCodes • = New W65C02 OpCodes Blank = NMOS 6502 OpCodes	
BASE NO. BYTES		BASE NO. CYCLES

Table 6-4 Operation, Operation Codes and Status Register (continued on next 3 pages)

Mnemonic	Operation ^ AND v OR y Exclusive OR	#	a	al	d	A	i	(d),y	(d),y	(d,x)	d,x	d,y	a,x	Processor Status Code									
														7	6	5	4	3	2	1	0		
														N	V	M	X	D	I	Z	C		
		1	2	3	4	5	6	7	8	9	10	11	12	N	V	1	B	D	I	Z	C		
ADC	A + M + C → A	69	6D	6F	65			71	77	61	75		7D	N	V	Z	C	
AND	A ^ M → A	29	2D	2F	25			31	37	21	35		3D	N	Z	.	
ASL	C ← 15/7 0 → 0		0E		06	0A					16		1E	N	Z	C	
BCC	Branch if C = 0													
BCS	Branch if C = 1													
BEQ	Branch if Z = 1													
BIT	A ^ M (Note 1)	89	2C		24						34		3C	M7	M6	Z	.	
BMI	Branch if N = 1													
BNE	Branch if Z = 0													
BPL	Branch if N = 0													
BRA	Branch Always													
BRK	Break (Note 2)													
BRL	Branch Long Always													
BVC	Branch if V = 0													
BVS	Branch if V = 1													
CLC	0 → C							18						0	
CLD	0 → D							D8						0	
CLI	0 → I							58						0	
CLV	0 → V							B8						0	
CMP	A - M	C9	CD	CF	C5			D1	D7	C1	D5		DD	N	Z	C
COP	Co-Processor													0	I
CPX	X - M	E0	EC		E4									N	Z	C
CPY	Y - M	CO	CC		C4									N	Z	C
DEC	Decrement		CE		C6	3A					D6		DE	N	Z	.
DEX	X - 1 → X						CA							N	Z	.
DEY	Y - 1 → Y						88							N	Z	.
EOR	A v M → A	49	4D	4F	45	1A		51	57	41	55		5D	N	Z	.
INC	Increments		EE		E6						F6		FE	N	Z	.
INX	X + 1 → X						E8							N	Z	.
INY	Y + 1 → Y						C8							N	Z	.
JML	Jump Long to New Location												
JMP	Jump to new Location		4C	5C									
JSL	Jump Long to Subroutine			22									
JSR	Jump to Subroutine		20										
LDA	M → A	A9	AD	AF	A5			B1	B7	A1	B5		BD	N	Z	.
LDX	M → X	A2	AE		A6							B6		N	Z	.
LDY	M → Y	AO	AC		A4						B4	B6	BC	N	Z	.
LSR	0 → 15/7 0 → C		4E		46	4A					56		5E	O	Z	C
MVN	M → M Negative												
MVP	M → M Positive												
NOP	No Operation						EA						
ORA	A v M → A	09	0D	0F	05			11	17	01	15		1D	N	Z	.
PEA	Mpc + 1, Mpc + 2 → Ms - 1, Ms S - 2 → S												
PEI	M(d), M(d + 1) → Ms - 1, Ms S - 2 → S												
PER	Mpc + rl, Mpc + rl + 1 → Ms - 1, Ms S - 2 → S												

Mnemonic	Operation ^ AND v OR v Exclusive OR	#	a	al	d	A	-	7	8	9	d,x	d,y	a,x	Processor Status Code							
														7	6	5	4	3	2	1	0
														N	V	M	X	D	I	Z	C
														N	V	1	B	D	I	Z	C
1	2	3	4	5	6	7	8	9	10	11	12										
PHA	A→Ms, S-1→S																				
PHB	DBR→Ms, S-1→S																				
PHD	D→Ms, Ms-1, S-2→S																				
PHK	PBR→Ms, S-1→S																				
PHP	P→Ms, S-1→S																				
PHX	X→Ms, S-1→S																				
PHY	Y→Ms, S-1→S																				
PLA	S+1→S, Ms→A																				
PLB	S+1→S, Ms→DBR																				
PLD	S+2→S, Ms-1, Ms→D																				
PLP	S+1→S, Ms→P																				
PLX	S+1→S, Ms→X																				
PLY	S+1→S, Ms→Y																				
REP	M/AP→P	C2																			
ROL			2E		26	2A						36		3E							
ROR			6E		66	6A						76		7E							
RTI	Return from Interrupt																				
RTL	Return from Subroutine Long																				
RTS	Return Subroutine																				
SBC	A-M-C→A	E9	ED	EF	E5			F1	F7	E1	F5			FD							
SEC	1→C						38													1	
SED	1→D						F8													1	
SEI	1→I						78													1	
SEP	MVP→P	E2																			
STA	A→M		8D	8F	85			91	97	81	95			9D							
STP	STOP(1→PHI2)						DB														
STX	X→M		8E		86								96								
STY	Y→M		8C		84						94										
STZ	00→M		9C		64						74			9E							
TAX	A→X						AA													Z	
TAY	A→Y						A8													Z	
TCD	C→D						5B													Z	
TCS	C→S						1B														
TDC	D→C						7B													Z	
TRB	A/M→M		1C		14															Z	
TSB	AVM→M		0C		04															Z	
TSC	S→C					3B														Z	
TSX	S→X					BA														Z	
TXA	X→A					8A														Z	
TXS	X→S					9A															
TXY	X→Y					9B														Z	
TYA	Y→A					98														Z	
TYX	Y→X					BB														Z	
WAI	0→RDY					CB															
VDM	No Operation (Reserved)					42															
XBA	B→A					EB														Z	
XCE	C→E					FB														E	

Mnemonic	Operation ^ AND v OR v Exclusive OR	a,x	a,y	r	r1	(a)	(d)	[d]	(a,x)	s	d,s	(d,s),y	a,x	Processor Status Code																									
														7	6	5	4	3	2	1	0																		
														M	V	M	X	D	I	Z	C																		
13	14	15	16	17	18	19	20	21	22	23	24	N	V	1	B	D	I	Z	C																				
ADC	A + M + C → A	7F	79				72	67				63	73							N	V	Z	C										
AND	A ^ M → A	3F	39				32	27				23	33							N	Z	.										
ASL	C ← [15/7] 0 ← 0																			N	Z	C										
BCC	Branch if C = 0																												
BCS	Branch if C = 1																												
BEQ	Branch if Z = 1																												
BIT	A ^ M (Note 1)																			M7	M6	Z	.										
BMI	Branch if N = 1																												
BNE	Branch if Z = 0																												
BPL	Branch if N = 0																												
BRA	Branch Always																												
BRK	Break (Note 2)																												
BRL	Branch Long Always																												
BVC	Branch if V = 0																												
BVS	Branch if V = 1																												
CLC	0 → C																			0										
CLD	0 → D																			0										
CLI	0 → 1																			0										
CLV	0 → V																			0										
CMP	A - M	DF	D9																	D2	C7									C3	D3	N	.	.	.	Z	C		
COP	Co-Processor																																						
CPX	X - M																																						
CPY	Y - M																																						
DEC	Decrement																																						
DEX	X - 1 → X																																						
DEY	Y - 1 → Y																																						
EOR	A v M → A	5F	59																																				
INC	Increments																																						
INX	X + 1 → X																																						
INY	Y + 1 → Y																																						
JML	Jump Long to New Location																																						
JMP	Jump to new Location																																						
JSL	Jump Long to Subroutine																																						
JSR	Jump to Subroutine																																						
LDA	M → A	BF	B9																																				
LDX	M → X																																						
LDY	M → Y																																						
LSR	0 → [15/7] 0 → C																																						
MVN	M → M Negative																																						
MVP	M → M Positive																																						
NOP	No Operation																																						
ORA	A v M → A	1F	19																																				
PEA	Mpc + 1, Mpc + 2 → Ms-1, Ms S-2 → S																																						
PEI	M(d), M(d + 1) → Ms-1, Ms S-2 → S																																						
PER	Mpc + r1, Mpc + r1 + 1 → Ms-1, Ms S-2 → S																																						

Table 6-5 Instruction Operation (13)

Address Mode	Note	Cycle	VPB	MLB	VDA (14)	VPA (14)	Address Bus (15)	Data Bus	RWB
1. Immediate # LDY,CPY,CPX,LDX,ORA,AND,EOR, ABC,BIT,LDA,CMP,SBC,REP,SEP 14 Opcodes, 2 & 3 bytes, 2 & 3 cycles	(1)	1	1	1	1	1	PBR,PC	OpCode	1
		2	1	1	0	1	PBR,PC+1	IDL	1
		2a	1	1	0	1	PBR,PC+2	IDH	1
2a. Absolute: a BIT,STY,STZ,LDY,CPY,CPX,STX, LDX,ORA,AND,EOR,ABC,STA,LDA, CMP,SBC 18 Opcodes, 3 bytes, 4 & 5 cycles	(1)	1	1	1	1	1	PBR,PC	OpCode	1
		2	1	1	0	1	PBR,PC+1	AAL	1
		3	1	1	0	1	PBR,PC+2	AAH	1
		4	1	1	1	0	DBR,AA	Data Low	1/0
		4a	1	1	1	0	DBR,AA+1	Data High	1/0
2b. Absolute (R-M-W) a ASL,ROL,LSR,ROR,DEC,INC,TSB,TRB 6 Opcodes, 3 bytes, 6 & 8 cycles	(1) (3) (1)	1	1	1	1	1	PBR,PC	OpCode	1
		2	1	1	0	1	PBR,PC+1	AAL	1
		3	1	1	0	1	PBR,PC+2	AAH	1
		4	1	0	1	0	DBR,AA	Data Low	1
		4a	1	0	1	0	DBR,AA+1	Data High	1
		5	1	0	0	0	DBR,AA+1	IO	1
6a	1	0	1	0	DBR,AA+1	Data High	0		
6	1	0	1	0	DBR,AA	Data Low	0		
2c. Absolute (JUMP): a JMP (4C) 1 Opcode, 3 bytes, 3 cycles	(1)	1	1	1	1	1	PBR,PC	OpCode	1
		2	1	1	0	1	PBR,PC+1	New PCL	1
		3	1	1	0	1	PBR,PC+2	New PCH	1
		1	1	1	1	1	PBR,New PC	New OpCode	1
2d. Absolute (JUMP to subroutine) a JSR 1 Opcode, 3 bytes, 6 cycles (different order from N6502)	(1)	1	1	1	1	1	PBR,PC	OpCode	1
		2	1	1	0	1	PBR,PC+1	New PCL	1
		3	1	1	0	1	PBR,PC+2	New PCH	1
		4	1	1	0	0	PBR,PC+2	IO	1
		5	1	1	1	0	0,S	PCH	0
		6	1	1	1	0	0,S-1	PCL	0
		1	1	1	1	1	PBR,New PC	New OpCode	1
3a. Absolute Long a1 ORA,AND,EOR,ABC,STA,LDA,CMP,SBC 8 Opcodes, 4 bytes, 5 & 6 cycles	(1)	1	1	1	1	1	PBR,PC	OpCode	1
		2	1	1	0	1	PBR,PC+1	AAL	1
		3	1	1	0	1	PBR,PC+2	AAH	1
		4	1	1	0	1	PBR,PC+3	AAB	1
		5	1	1	1	0	AAB,AA	Data Low	1/0
5a	1	1	1	0	AAB,AA+1	Data High	1/0		
3b. Absolute Long (JUMP) a1 JMP 1 Opcode, 4 bytes, 4 cycles	(1)	1	1	1	1	1	PBR,PC	OpCode	1
		2	1	1	0	1	PBR,PC+1	New PCL	1
		3	1	1	0	1	PBR,PC+2	New PCH	1
		4	1	1	0	1	PBR,PC+3	New BR	1
		1	1	1	1	1	New PBR,PC	OpCode	1
3c. Absolute Long (JUMP to Subroutine Long) a1 JSL 1 Opcode, 4 bytes, 7 cycles	(1)	1	1	1	1	1	PBR,PC	OpCode	1
		2	1	1	0	1	PBR,PC+1	New PCL	1
		3	1	1	0	1	PBR,PC+2	New PCH	1
		4	1	1	1	0	0,S	PBR	0
		5	1	1	0	0	0,S	IO	1
		6	1	1	0	1	PBR,PC+3	New PBR	1
		7	1	1	1	0	0,S-1	PCH	0
		8	1	1	1	0	0,S-2	PCL	0
		1	1	1	1	1	New PBR,PC	New OpCode	1

Address Mode	Note	Cycle	VPB	MLB	VDA (14)	VPA (14)	Address Bus (15)	Data Bus	RWB
4a. Direct d BIT,STZ,STY,LDY,CPY,CPX,STX,LDX,ORA, AND,EOR,ABC,STA,LDA,CMP,SBC 18 OpCodes, 2 bytes, 3, 4 & 5 cycles		1	1	1	1	1	PBR,PC	OpCode	1
		2	1	1	0	1	PBR,PC+1	DO	1
	(2)	2a	1	1	0	0	PBR,PC+1	IO	1
		3	1	1	1	0	0,D+DO	Data Low	1/0
	(1)	3a	1	1	1	0	0,D+DO+1	Data High	1/0
4b. Direct (R-M-W) d ASL,ROL,LSR,ROR,DEC,INC,TSB,TRB 6 OpCodes, 2 bytes, 5,6,7 and 8 cycles		1	1	1	1	1	PBR,PC	OpCode	1
		2	1	1	0	1	PBR,PC+1	DO	1
	(2)	2a	1	1	0	0	PBR,PC+1	IO	1
		3	1	0	1	0	0,D+DO	Data Low	1
	(1)	3a	1	0	1	0	0,D+DO+1	Data High	1
	(3)	4	1	0	0	0	0,D+DO+1	IO	1
	(1)	5a	1	0	1	0	0,D+DO+1	Data High	0
		5	1	0	1	0	0,D+DO	Data Low	0
5. Accumulator A ASL,INC,ROL,DEC,LSR,ROR 6 OpCodes, 1 byte, 2 cycles		1	1	1	1	1	PBR,PC	OpCode	1
		2	1	1	0	0	PBR,PC+1	IO	1
6a. Implied i DEY,INY,INX,DEX,NOP,XCE,TYA,TAY,TXA, TXS,FXS,TSX,TCS,TSC,TCD,TDC,FXY,TYX, CLC,SEC,CLI,SEI,CLV,CLD,SED 25 OpCodes, 1 byte, 2 cycles		1	1	1	1	1	PBR,PC	OpCode	1
		2	1	1	0	0	PBR,PC+1	IO	1
6b. Implied i XBA 1 OpCode, 1 byte, 3 cycles		1	1	1	1	1	PBR,PC	OpCode	1
		2	1	1	0	0	PBR,PC+1	IO	1
		3	1	1	0	0	PBR,PC+1	IO	1
6c. Wait for Interrupt WAI 1 OpCode 1 byte 3 cycles, IRQB NMIB		1	1	1	1	1	RDY 1 PBR,PC	OpCode	1
	(9)	2	1	1	0	0	1 PBR,PC+1	IO	1
		3	1	1	0	0	0 PBR,PC+1	IO	1
		1	1	1	1	1	1 PBR,PC+1	IRQ(BRK)	1
6d. Stop the Clock STP 1 OpCode, 1 byte, 3 cycles RESB=1 RESB=0 RESB=0 RESB=1 (See 21a. Stack Hardware Interrupt)		1	1	1	1	1	RDY 1 PBR,PC	OpCode	1
		2	1	1	0	0	1 PBR,PC+1	IO	1
		3	1	1	0	0	1 PBR,PC+1	IO	1
		1c	1	1	0	0	1 PBR,PC+1	RES (BRK)	1
		1b	1	1	0	0	1 PBR,PC+1	RES (BRK)	1
		1a	1	1	0	0	1 PBR,PC+1	RES (BRK)	1
		1	1	1	1	1	1 PBR,PC+1	BEGIN	1
7. Direct Indirect Indexed-(d),y ORA,AND,EOR,ABC,STA,LDA,CMP,SBC 8 OpCodes, 2 bytes, 5,6,7 and 8 cycles		1	1	1	1	1	PBR,PC	OpCode	1
		2	1	1	0	1	PBR,PC+1	DO	1
	(2)	2a	1	1	0	0	PBR,PC+1	IO	1
		3	1	1	1	0	0,D+DO	AAL	1
		4	1	1	1	0	0,D+DO+1	AAH	1
	(4)	4a	1	1	0	0	DBR,AAH AAL+YL	IO	1
		5	1	1	1	0	DBR,AA+Y	Data Low	1/0
	(1)	5a	1	1	1	0	DBR,AA+Y +1	Data High	1/0
8. Direct Indirect Indexed Long [d],y ORA,AND,EOR,ABC,STA,LDA,CMP,SBC 8 OpCodes, 2 bytes, 6,7 and 8 cycles		1	1	1	1	1	PBR,PC	OpCode	1
		2	1	1	0	1	PBR,PC+1	DO	1
	(2)	2a	1	1	0	0	PBR,PC+1	IO	1
		3	1	1	1	0	0,D+DO	AAL	1
		4	1	1	1	0	0,D+DO+1	AAH	1
		5	1	1	1	0	0,D+DO+2	AAB	1
		6	1	1	1	0	AAB,AA+Y	Data Low	1/0
(1)	6a	1	1	1	0	AAB,AA+Y +1	Data High	1/0	

Address Mode	Note	Cycle	VPB	MLB	VDA (14)	VPA (14)	Address Bus (15)	Data Bus	RWB	
9. Direct Indexed Indirect (d,x) ORA,AND,EOR,ABC,STA,LDA,CMP,SBC 8 OpCodes, 2 bytes, 6,7 and 8 cycles	(2)	1	1	1	1	1	PBR,PC	OpCode	1	
		2	1	1	0	1	PBR,PC+1	DO	1	
		2a	1	1	0	0	PBR,PC+1	IO	1	
		3	1	1	0	0	PBR,PC+1	IO	1	
		4	1	1	1	0	0,D+DO+X	AAL	1	
		5	1	1	1	0	0,D+DO+X	AAL	1	
(1)	6	1	1	1	0	+1	Data Low	1/0		
	6a	1	1	1	0	DBR,AA DBR,AA+1	Data High	1/0		
10a. Direct, X d,x BIT,STZ,STY,LDY,ORA,AND,EOR,ABC STA,LDA,CMP,SBC 11 OpCodes, 2 bytes, 4,5, and 6 cycles	(2)	1	1	1	1	1	PBR,PC	OpCode	1	
		2	1	1	0	1	PBR,PC+1	DO	1	
		2a	1	1	0	0	PBR,PC+1	IO	1	
		3	1	1	0	0	PBR,PC+1	IO	1	
		4	1	1	1	0	0,D+DO+X	Data Low	1/0	
(1)	4a	1	1	1	0	0,D+DO+X +1	Data High	1/0		
10b. Direct, X (R-M-W) d,x ASL,ROL,LSR,ROR,DEC,INC 6 OpCodes, 2 bytes 6,7,8 and 9 cycles	(2)	1	1	1	1	1	PBR,PC	OpCode	1	
		2	1	1	0	1	PBR,PC+1	DO	1	
		2a	1	1	0	0	PBR,PC+1	IO	1	
	(1)	3	1	1	0	0	PBR,PC+1	IO	1	
		4	1	0	1	0	0,D+DO+X	Data Low	1	
		4a	1	0	1	0	0,D+DO+X	Data High	1	
		5	1	0	0	0	+1	IO	1	
(3)	5	1	0	0	0	+1	IO	1		
(1)	6a	1	0	1	0	0,D+DO+X	Data High	0		
6	1	0	1	0	0	+1 0,D+DO+X +1 0,D+DO+X	Data Low	0		
11. Direct, Y d,y STX,LDX 2 bytes, 4,5 and 6 cycles	(2)	1	1	1	1	1	PBR,PC	OpCode	1	
		2	1	1	0	1	PBR,PC+1	DO	1	
		2a	1	1	0	0	PBR,PC+1	IO	1	
		3	1	1	0	0	PBR,PC+1	IO	1	
		4	1	1	1	0	0,D+DO+Y	Data Low	1/0	
(1)	4a	1	1	1	0	0,D+DO+Y +1	Data High	1/0		
12a Absolute, X a,x BIT,LDY,STZ,ORA,AND,EOR,ABC STA,LDA,CMP,SBC 11 OpCodes 3 bytes, 4,5 and 6 cycles	(4)	1	1	1	1	1	PBR,PC	OpCode	1	
		2	1	1	0	1	PBR,PC+1	AAL	1	
		3	1	1	0	1	PBR,PC+2	AAH	1	
		3a	1	1	0	0	DBR,AAH,	IO	1	
		4	1	1	1	0	AAL+XL	Data Low	1/0	
(1)	4a	1	1	1	0	DBR,AA+X DBR,AA+X +1	Data High	1/0		
12b Absolute, X(R-M-W) a,x ASL,ROL,LSR,ROR,DEC,INC 6 OpCodes, 3 bytes 7 and 9 cycles	(1)	1	1	1	1	1	PBR,PC	OpCode	1	
		2	1	1	0	1	PBR,PC+1	AAL	1	
		3	1	1	0	1	PBR,PC+2	AAH	1	
		4	1	1	0	0	DBR,AAH	IO	1	
		5	1	0	1	0	AAL+XL	Data Low	1	
		5a	1	0	1	0	DBR,AA+X	Data High	1	
		(3)	6	1	0	0	0	DBR,AA+X	IO	1
		(1)	7a	1	0	1	0	+1	Data High	0
7	1	0	1	0	0	DBR,AA+X +1 DBR,AA+X +1 DBR,AA+X	Data Low	0		

Address Mode	Note	Cycle	VPB	MLB	VDA (14)	VPA (14)	Address Bus (15)	Data Bus	RWB
13. Absolute Long, X a,x ORA,AND,EOR,ABC,STA,LDA,CMP,SBC 8 OpCodes, 4 bytes 5 and 6 cycles	(1)	1	1	1	1	1	PBR,PC	OpCode	1
		2	1	1	0	1	PBR,PC+1	AAL	1
		3	1	1	0	1	PBR,PC+2	AAH	1
		4	1	1	0	1	PBR,PC+3	AAB	1
		5a	1	1	1	0	AA,AA+X	Data Low	1/0
							AA,AA+X+1	Data High	1/0
14. Absolute, Y a,y LDX,ORA,AND,EOR,ABC,STA,LDA, CMP,SBC 9 OpCodes, 3 bytes 4,5 and 6 cycles	(4)	1	1	1	1	1	PBR,PC	OpCode	1
		2	1	1	0	1	PBR,PC+1	AAL	1
		3	1	1	0	1	PBR,PC+2	AAH	1
		3a	1	1	0	0	DBR,AAH,	IO	1
		4	1	1	1	0	AAL+YL	Data Low	1/0
	(1)	4a	1	1	1	0	DBR,AA+Y	Data High	1/0
							DBR,AA+Y+1		
15. Relative r BPL,BMI,BVC,BVS,BCC BCS,BNE,BEQ,BRA 9 OpCodes, 2 bytes 2,3 and 4 cycles	(5) (6)	1	1	1	1	1	PBR,PC	OpCode	1
		2	1	1	0	1	PBR,PC+1	Offset	1
		2a	1	1	0	0	PBR,PC+1	IO	1
		2b	1	1	0	0	PBR,PC+1	IO	1
		1	1	1	1	1	PBR,PC+Offset	OpCode	1
16. Relative Long rI BRL 1 OpCodes, 3 bytes 4 cycles		1	1	1	1	1	PBR,PC	OpCode	1
		2	1	1	0	1	PBR,PC+1	Offset L	1
		3	1	1	0	1	PBR,PC+2	Offset H	1
		4	1	1	0	0	PBR,PC+2	IO	1
		1	1	1	1	1	PBR,PC+Offset	OpCode	1
17a. Absolute Indirect (a) JMP 1 OpCodes, 3 bytes 5 cycles		1	1	1	1	1	PBR,PC	OpCode	1
		2	1	1	0	1	PBR,PC+1	AAL	1
		3	1	1	0	1	PBR,PC+2	AAH	1
		4	1	1	1	0	0,AA	New PCL	1
		5	1	1	1	0	0,AA+1	New PCH	1
		1	1	1	1	1	PBR,NEW PC	OpCode	1
17b. Absolute Indirect (a) JML 1 OpCodes, 3 bytes 6 cycles		1	1	1	1	1	PBR,PC	OpCode	1
		2	1	1	0	1	PBR,PC+1	AAL	1
		3	1	1	0	1	PBR,PC+2	AAH	1
		4	1	1	1	0	0,AA	New PCL	1
		5	1	1	1	0	0,AA+1	New PCH	1
		6	1	1	1	0	0,AA+2	New PBR	1
		1	1	1	1	1	NEW PBR,PC	OpCode	1
18. Direct Indirect (d) ORA,AND,EOR,ABC,STA,LDA,CMP,SBC 8 OpCodes 2 bytes 5,6 and 7 cycles	(2)	1	1	1	1	1	PBR,PC	OpCode	1
		2	1	1	0	1	PBR,PC+1	DO	1
		2a	1	1	0	0	PBR,PC+1	IO	1
		3	1	1	1	0	0,D+DO	AAL	1
		4	1	1	1	0	0,D+DO+1	AAH	1
		5	1	1	1	0	DBR,AA	Data Low	1/0
	(1)	5a	1	1	1	0	PBR,AA+1	Data High	1/0

Address Mode	Note	Cycle	VPB	MLB	VDA (14)	VPA (14)	Address Bus (15)	Data Bus	RWB	
19. Direct Indirect Long [d] ORA,AND,EOR,ABC STA,LDA,CMP,SBC 8 OpCodes 2 bytes 6,7 and 8 cycles	(2)	1	1	1	1	1	PBR,PC	OpCode	1	
		2	1	1	0	1	PBR,PC+1	DO	1	
		2a	1	1	0	0	PBR,PC+1	IO	1	
		3	1	1	1	0	O,D+DO	AAL	1	
		4	1	1	1	0	O,D+DD+1	AAH	1	
		5	1	1	1	0	O,D+DO+2	AAB	1	
	(1)	6a	1	1	1	0	AAB,AA	Data Low	1/0	
							AAB,AA+1	Data High	1/0	
20a. Absolute Indexed Indirect (a,x) JMP 1 OpCode 3 bytes 6 cycles		1	1	1	1	1	PBR,PC	OpCode	1	
		2	1	1	0	1	PBR,PC+1	AAL	1	
		3	1	1	0	1	PBR,PC+2	AAH	1	
		4	1	1	0	0	PBR,PC+2	IO	1	
		5	1	1	0	1	PBR,AA+X	New PCL	1	
		6	1	1	0	1	PBR,AA+X	New PCH	1	
		1	1	1	1	1	+1 PBR,NEW PC	OpCode	1	
20b. Absolute Indexed Indirect (a,x) JSR 1 OpCode 3 bytes 8 cycles		1	1	1	1	1	PBR,PC	OpCode	1	
		2	1	1	0	1	PBR,PC+1	AAL	1	
		3	1	1	1	0	O,S	PCH	0	
		4	1	1	1	0	O,S-1	PCL	0	
		5	1	1	0	1	PBR,PC+2	AAH	1	
		6	1	1	0	0	PBR,PC+2	IO	1	
		7	1	1	0	1	PBR,AA+X	New PCL	1	
		8	1	1	0	1	PBR,AA+X	New PCH	1	
		1	1	1	1	1	+1 PBR,NEW PC	New OpCode	1	
21a. Stack (Hardware Interrupts) s IRQ,NMI,ABORT,RES 4 hardware interrupts 0 bytes 7 and 8 cycles	(11)	(3)	1	1	1	1	PBR,PC	IO	1	
		(7)	2	1	1	0	0	PBR,PC	IO	1
		(10)	3	1	1	1	0	O,S	PBR	0
		(10)	4	1	1	1	0	O,S-1	PCH	0
		(10)	5	1	1	1	0	O,S-2	PCL	0
		(10)	6	1	1	1	0	O,S-3	P	0
			7	0	1	1	0	O,VA	AAVL	1
			8	0	1	1	0	O,VA+1	AAVH	1
			1	1	1	1	1	O,AAV	New OpCode	1
21b. Stack (Software Interrupts) s BRK,COP 2 OpCodes 2 bytes 7 and 8 cycles	(7)	(3)	1	1	1	1	PBR,PC	OpCode	1	
		(7)	2	1	1	0	1	PBR,PC+1	Signature	1
			3	1	1	1	0	O,S	PBR	0
			4	1	1	1	0	O,S-1	PCH	0
			5	1	1	1	0	O,S-2	PCL	0
			6	1	1	1	0	O,S-3 (16)	P	0
			7	0	1	1	0	O,VA	AAVL	1
			8	0	1	1	0	O,VA+1	AAVH	1
	1	1	1	1	1	O,AAV	New OpCode	1		
21c. Stack (Return from Interrupt) s RTI 1 Op Code 1 byte 6 and 7 cycles (different order from N6502)	(7)	(3)	1	1	1	1	PBR,PC	OpCode	1	
			2	1	1	0	0	PBR,PC+1	IO	1
			3	1	1	0	0	PBR,PC+1	IO	1
			4	1	1	1	0	O,S+1	P	1
			5	1	1	1	0	O,S+2	New PCL	1
			6	1	1	1	0	O,S+3	New PCH	1
			7	1	1	1	0	O,S+4	PBR	1
	1	1	1	1	1	1	PBR,New PC	New OpCode	1	

Address Mode	Note	Cycle	VPB	MLB	VDA (14)	VPA (14)	Address Bus (15)	Data Bus	RWB
21d. Stack (Return from Subroutine) s RTS 1 OpCode 1 byte 6 cycles		1	1	1	1	1	PBR,PC	OpCode	1
		2	1	1	0	0	PBR,PC+1	IO	1
		3	1	1	0	0	PBR,PC+1	IO	1
		4	1	1	1	0	O,S+1	PCL	1
		5	1	1	1	0	O,S+2	PCH	1
		6	1	1	0	0	NEW PC-1	IO	1
		1	1	1	1	1	PBR,PC	OpCode	1
21e. Stack (Return from Subroutine Long) s RTL 1 Op Code 1 byte 6 cycles		1	1	1	1	1	PBR,PC	OpCode	1
		2	1	1	0	0	PBR,PC+1	IO	1
		3	1	1	0	0	PBR,PC+1	IO	1
		4	1	1	1	0	O,S+1	New PCL	1
		5	1	1	1	0	O,S+2	New PCH	1
		6	1	1	1	0	O,S+3	New PBR	1
		1	1	1	1	1	NEW PBR,PC	New OpCode	1
21f. Stack (Push) s PHP,PHA,PHY,PHX PHD,PHK,PHB 7 Op Codes 1 byte 3 and 4 cycles	(1)	(12)	1	1	1	1	PBR/PC	OpCode	1
			2	1	1	0	PBR,PC+1	IO	1
			3a	1	1	1	O,S	REG High	0
			3	1	1	1	O,S-1	REG Low	0
21g. Stack (Pull) s PLP,PLA,PLY,PLX,PLD,PLB Different than N6502 6 Op Codes 1 byte 4 and 5 cycles			1	1	1	1	PBR,PC	OpCode	1
			2	1	1	0	PBR,PC+1	IO	1
			3	1	1	0	PBR,PC+1	IO	1
		(1)	4	1	1	1	O,S+1	REG Low	1
			4a	1	1	1	O,S+2	REG High	1
21h. Stack (Push Effective Indirect Address) s PEI 1 Op Code 2 bytes 6 and 7 cycles	(2)		1	1	1	1	PBR,PC	OpCode	1
			2	1	1	0	PBR,PC+1	DO	1
			2a	1	1	0	PBR,PC+1	IO	1
			3	1	1	1	O,D+DO	AAL	1
			4	1	1	1	O,D+DO+1	AAH	1
			5	1	1	1	O,S-1	AAH	0
21i. Stack (Push Effective Absolute Address) s PEA 1 Op Code 3 bytes 5 cycles			1	1	1	1	PBR,PC	OpCode	1
			2	1	1	0	PBR,PC+1	AAL	1
			3	1	1	0	PBR,PC+2	AAH	1
			4	1	1	1	O,S	AAH	0
			5	1	1	1	O,S-1	AAL	0
21j. Stack (Push Effective Program Counter Relative Address) s PER 1 Op Code 3 bytes 6 cycles			1	1	1	1	PBR,PC	OpCode	1
			2	1	1	0	PBR,PC+1	Offset Low	1
			3	1	1	0	PBR,PC+2	Offset High	1
			4	1	1	0	PBR,PC+2	IO	1
			5	1	1	1	O,S	PC+3+	0
			6	1	1	1	O,S-1	Offset H PC+3+ Offset L	0
22. Stack Relative d,s ORA,AND,EOR,ADL STA,LDA,CMP,SBC 8 Op Codes 2 bytes 4 and 5 cycles	(1)		1	1	1	1	PBR,PC	OpCode	1
			2	1	1	0	PBR,PC+1	SO	1
			3	1	1	0	PBR,PC+1	IO	1
			4	1	1	1	O,S+SO	Data Low	1/0
			4a	1	1	1	O,S+SO+1	Data High	1/0

Address Mode	Note	Cycle	VPB	MLB	VDA (14)	VPA (14)	Address Bus (15)	Data Bus	RWB
23. Stack Relative Indirect Indexed (d,s),y ORA,AND,EOR,ABC,STA LDA,CMP,SBC 8 Op Codes 2 bytes 7 and 8 cycles		1	1	1	1	1	PBR,PC	OpCode	1
		2	1	1	0	1	PBR,PC+1	SO	1
		3	1	1	0	0	PBR,PC+1	IO	1
		4	1	1	1	0	O,S+SO	AAL	1
		5	1	1	1	0	O,S+SO+1	AAH	1
		6	1	1	0	0	O,S+SO+1	IO	1
	(1)	7	1	1	1	0	DBR,AA+Y	Data Low	1/0
		7a	1	1	1	0	DBR,AA+Y+1	Data High	1/0
24a. Block Move Positive (forward) xyc (MVP) 1 Op Code 3 bytes 7 cycles x=Source Address y=Destination c=# of bytes to move-1 x,y Decrement MVP is used when the dest. start address is higher (more positive) than the source start address. FFFFFFFF ▲ Destination Start └─Source Start └─Destination End └─Source End 000000		1	1	1	1	1	PBR,PC	OpCode	1
		2	1	1	0	1	PBR,PC+1	DBA	1
		3	1	1	0	1	PBR,PC+2	SBA	1
	N-2	4	1	1	1	0	SBA,X	SRC Data	1
	Byte	5	1	1	1	0	DBA,Y	DEST Data	0
	C=2	6	1	1	0	0	DBA,Y	IO	1
		7	1	1	0	0	DBA,Y	IO	1
		1	1	1	1	1	PBR,PC	OpCode	1
		2	1	1	0	1	PBR,PC+1	DBA	1
		3	1	1	0	1	PBR,PC+2	SBA	1
	N-1	4	1	1	1	0	SBA,X-1	SRC Data	1
	Byte	5	1	1	1	0	DBA,Y-1	DEST Data	0
	C=1	6	1	1	0	0	DBA,Y-1	IO	1
		7	1	1	0	0	DBA,Y-1	IO	1
24b. Block Move Negative (backward) xyc MVN 1 Op Code 3 bytes 7 cycles x=Source Address y=Destination c=# of bytes to move-1 x,y Increment MVN is used when the dest. start address is lower (more negative) than the source start address. FFFFFF └─Source End └─Destination End └─Source Start ▼ Destination Start 000000		1	1	1	1	1	PBR,PC	OpCode	1
		2	1	1	0	1	PBR,PC+1	DBA	1
		3	1	1	0	1	PBR,PC+2	SBA	1
	N-2	4	1	1	1	0	SBA,X	SRC Data	1
	Byte	5	1	1	1	0	DBA,Y	DEST Data	0
	C=2	6	1	1	0	0	DBA,Y	IO	1
		7	1	1	0	0	DBA,Y	IO	1
		1	1	1	1	1	PBR,PC	OpCode	1
		2	1	1	0	1	PBR,PC+1	DBA	1
		3	1	1	0	1	PBR,PC+2	SBA	1
	N-1	4	1	1	1	0	SBA,X+1	SRC Data	1
	Byte	5	1	1	1	0	DBA,Y+1	DEST Data	0
	C=1	6	1	1	0	0	DBA,Y+1	IO	1
		7	1	1	0	0	DBA,Y+1	IO	1
24c. Block Move Zero (zero) xyc MVZ 1 Op Code 3 bytes 7 cycles x=Source Address y=Destination c=# of bytes to move-1 x,y Increment MVZ is used when the dest. start address is equal to the source start address. FFFFFF └─Source End └─Destination End └─Source Start ▼ Destination Start 000000		1	1	1	1	1	PBR,PC	OpCode	1
		2	1	1	0	1	PBR,PC+1	DBA	1
		3	1	1	0	1	PBR,PC+2	SBA	1
	N-2	4	1	1	1	0	SBA,X	SRC Data	1
	Byte	5	1	1	1	0	DBA,Y	DEST Data	0
	C=2	6	1	1	0	0	DBA,Y	IO	1
		7	1	1	0	0	DBA,Y	IO	1
		1	1	1	1	1	PBR,PC	OpCode	1
	2	1	1	0	1	PBR,PC+1	DBA	1	
	3	1	1	0	1	PBR,PC+2	SBA	1	
N-1	4	1	1	1	0	SBA,X+1	SRC Data	1	
Byte	5	1	1	1	0	DBA,Y+1	DEST Data	0	
C=1	6	1	1	0	0	DBA,Y+1	IO	1	
	7	1	1	0	0	DBA,Y+1	IO	1	
24d. Block Move One (one) xyc MV1 1 Op Code 3 bytes 7 cycles x=Source Address y=Destination c=# of bytes to move-1 x,y Increment MV1 is used when the dest. start address is one less than the source start address. FFFFFF └─Source End └─Destination End └─Source Start ▼ Destination Start 000000		1	1	1	1	1	PBR,PC	OpCode	1
		2	1	1	0	1	PBR,PC+1	DBA	1
		3	1	1	0	1	PBR,PC+2	SBA	1
	N-2	4	1	1	1	0	SBA,X	SRC Data	1
	Byte	5	1	1	1	0	DBA,Y	DEST Data	0
	C=2	6	1	1	0	0	DBA,Y	IO	1
		7	1	1	0	0	DBA,Y	IO	1
		1	1	1	1	1	PBR,PC	OpCode	1
	2	1	1	0	1	PBR,PC+1	DBA	1	
	3	1	1	0	1	PBR,PC+2	SBA	1	
N-1	4	1	1	1	0	SBA,X+1	SRC Data	1	
Byte	5	1	1	1	0	DBA,Y+1	DEST Data	0	
C=1	6	1	1	0	0	DBA,Y+1	IO	1	
	7	1	1	0	0	DBA,Y+1	IO	1	

Notes: Be aware that notes #4-7, 9 and 10 apply to the W65C02S and W65C816S. All other notes apply to the W65C816S only.

1. Add 1 byte (for immediate only) for M=0 or X=0 (i.e. 16-bit data), add 1 cycle for M=0 or X=0.
2. Add 1 cycle for direct register low (DL) not equal 0.
3. Special case for aborting instruction. This is the last cycle which may be aborted or the Status, PBR or DBR registers will be updated.
4. Add 1 cycle for indexing across page boundaries, or write, or X=0. When X=1 or in the emulation mode, this cycle contains invalid addresses.
5. Add 1 cycle if branch is taken.
6. Add 1 cycle if branch is taken across page boundaries in 6502 emulation mode (E=1).
7. Subtract 1 cycle for 6502 emulation mode (E=1).
8. Add 1 cycle for REP, SEP.
9. Wait at cycle 2 for 2 cycles after NMI or IRQ active input.
10. R/WB remains high during Reset.
11. BRK bit 4 equals "0" in Emulation mode.
12. PHP and PLP.
13. Some OpCodes shown are compatible only with the W65C816S.
14. VDA and VPA are not valid outputs on the W65C02S but are valid on the W65C816S. The two signals, VDA and VPA, are included to point out the upward compatibility to the W65C816S. When VDA and VPA are both a one level, this is equivalent to SYNC being a one level.
15. The PBR is only applicable to the W65C816S.
16. COP Latches.

AAB	Absolute Address Bank	OFF	Offset
AAH	Absolute Address High	P	Status Register
AAL	Absolute Address Low	PBR	Program Bank Register
AAVH	Absolute Address Vector High	PC	Program Counter
AAVL	Absolute Address Vector Low	PCH	Program Counter High
C	Accumulator	PCL	Program Counter Low
D	Direct Register	R-M-W	Read-Modify-Write
DBA	Destination Bank Address	REG	Register
DBR	Data Bank Register	S	Stack Address
DEST	Destination	SBA	Source Bank Address
DO	Direct Offset	SRC	Source
IDH	Immediate Data High	SO	Stack Offset
IDL	Immediate Data Low	VA	Vector Address
IO	Internal Operation	x,y	Index Register




Figure 6-1 Bank Address Latching Circuit



Figure 1-1 Block Diagram of a Control System

SECTION 7

RECOMMENDED W65C816S ASSEMBLER SYNTAX STANDARDS

7.1 Directives

Assembler directives are those parts of the assembly language source program which give directions to the assembler; this includes the definition of data area and constants within a program. This standard excludes any definitions of assembler directives.

7.2 Comments

An assembler should provide a way to use any line of the source program as a comment. The recommended way of doing this is to treat any blank line, or any line that starts with a semi-colon or an asterisk as a comment. Other special characters may be used as well.

7.3 The Source Line

Any line which causes the generation of a single W65C816S machine language instruction should be divided into four fields: a label field, the operation code, the operand, the comment field.

7.3.1 The Label Field--The label field begins in column one of the line. A label must start with an alphabetic character, and may be followed by zero or more alphanumeric characters. An assembler may define an upper limit on the number of characters that can be in a label, so long as that upper limit is greater than or equal to six characters. An assembler may limit the alphabetic characters to upper-case characters if desired. If lower-case characters are allowed, they should be treated as identical to their upper-case equivalents. Other characters may be allowed in the label, so long as their use does not conflict with the coding of operand fields.

7.3.2 The Operation Code Field--The operation code shall consist of a three character sequence (mnemonic) from Table 6-1. It shall start no sooner than column 2 of the line, or one space after the label if a label is coded.

7.3.2.1 Many of the operation codes in Table 6-1 have duplicate mnemonics; when two or more machine language instruction have the same mnemonic, the assembler resolves the difference based on the operand.

7.3.2.2 If an assembler allows lower-case letters in labels, it must also allow lower-case letters in the mnemonic. When lower-case letters are used in the mnemonic, they shall be treated as equivalent to the upper-case counterpart. Thus, the mnemonics LDA, lda and LdA must all be recognized, and are equivalent.

7.3.2.3 In addition to the mnemonics shown in Table 6-1, an assembler may provide the alternate mnemonics shown in Table 7-1.

Table 7-1 Alternate Mnemonics

Standard	Alias
BCC	BLT
BCS	BGE
CMP A	CMA
DEC A	DEA
INC A	INA
JSL	JSR
JML	JMP
TCD	TAD
TCS	TAS
TDC	TDA
TSC	TSA
XBA	SWA

7.3.2.4 JSL should be recognized as equivalent to JSR when it is specified with a long absolute address. JML is equivalent to JMP with long addressing forced.

7.3.3 The Operand Field--The operand field may start no sooner than one space after the operation code field. The assembler must be capable of at least twenty-four bit address calculations. The assembler should be capable of specifying addresses as labels, integer constants, and hexadecimal constants. The assembler must allow addition and subtraction in the operand field. Labels shall be recognized by the fact they start with alphabetic characters. Decimal numbers shall be recognized as containing only the decimal digits 0...9. Hexadecimal constants shall be recognized by prefixing the constant with a "\$" character, followed by zero or more of either the decimal digits or the hexadecimal digits "A"..."F". If lower-case letters are allowed in the label field, then they shall also be allowed as hexadecimal digits.

7.3.3.1 All constants, no matter what their format, shall provide at least enough precision to specify all values that can be represented by a twenty-four bit signed or unsigned integer represented in two's complement notation.

7.3.3.2 Table 7-3-2 shows the operand formats which shall be recognized by the assembler. The symbol *d* is a label or value which the assembler can recognize as being less than \$100. The symbol *a* is a label or value which the assembler can recognize as greater than \$FF but less than \$10000; the symbol *al* is a label or value that the assembler can recognize as being greater than \$FFF. The symbol EXT is a label which cannot be located by the assembler at the time the instruction is assembled. Unless instructed otherwise, an assembler shall assume that EXT labels are two bytes long. The symbols *r* and *rl* are 8 and 16 bit signed displacements calculated by the assembler.

Table 7-2 Address Mode Formats

Addressing Mode	Format	Addressing Mode	Format
Immediate	#d #a #al #EXT #<d #<a #<al #<EXT #>d #>a #>al #>EXT	Absolute Indexed by Y	!d,y d,y a,y !a,y !al,y !EXT,y EXT,y
		Absolute Long Indexed by X	>d,x >a,x >al,x al,x >EXT,x
		Program Counter Relative and Program Counter Relative Long	d a al (EXT)
Absolute	!d !a a !al !EXT EXT	Absolute Indirect	(d) (!d) (a) (!a) (al) EXT
Absolute Long	>d >a >al al	Direct Indirect	(d) <a <al <EXT)
Direct Page	>EXT d <d <a <al <EXT	Direct Indirect Long	[d] [>a] [al] [EXT]
Accumulator Implied Addressing	A	Absolute Indexed	(d,x) (!d,x) (a,x) (!a,x) (al,x) (EXT,x) (!EXT,x)
Direct Indirect Indexed	(no operand) (d,y) <d,y) <a,y) <al,y) <EXT),y	Stack Addressing	(no operand)
Direct Indirect Indexed Long	[d],y <[d],y <[a],y <[al],y <[EXT],y	Stack Relative Indirect Indexed	(d,s),y <d,s),y <a,s),y <al,s),y <EXT,s),y
Direct Indexed Indirect	(d,x) <d,x) <a,x) <al,x) <EXT,x)	Block Move	d,d d,a d,al d,EXT a,d a,a a,al a,EXT al,d al,a al,al al,EXT EXT,d EXT,a EXT,al EXT,EXT
Direct Indexed by X	d,x <d,x <a,x <al,x <EXT,x		
Direct Indexed by Y	d,y <d,y <a,y <al,y <EXT,y		
Absolute Indexed by X	d,x !d,x a,x !a,x !al,x !EXT,x EXT,x		

Note: The alternate ! (exclamation point) is used in place of the | (vertical bar).

- 7.3.3.3 Note that the operand does not determine whether or not immediate address loads one or two bytes, this is determined by the setting of the status register. This forces the requirement for a directive or directives that tell the assembler to generate one or two bytes of space for immediate loads. The directives provided shall allow separate settings for the accumulator and index registers.
- 7.3.3.4 The assembler shall use the <, >, and ^ characters after the # character in immediate address to specify which byte or bytes will be selected from the value of the operand. Any calculations in the operand must be performed before the byte selection takes place. Table 7-3 defines the action taken by each operand by showing the effect of the operator on an address. The column that shows a two byte immediate value show the bytes in the order in which they appear in memory. The coding of the operand is for an assembler which uses 32-bit address calculations, showing the way that the address should be reduced to a 24-bit value.

Table 7-3 Byte Selection Operator

Operand	One Byte Result		Two Byte Result	
#\$01020304	04	04	03	
#<\$01020304	04	04	03	
#>\$01020304	03	03	02	
#^\$01020304	02	02	01	

- 7.3.3.5 In any location in an operand where an address, or expression resulting in an address, can be coded, the assembler shall recognize the prefix characters <, |, and >, which force one byte (direct page), two byte (absolute) or three byte (long absolute) addressing. In cases where the addressing modes is not forced, the assembler shall assume that the address is two bytes unless the assembler is able to determine the type of addressing required by context, in which case that addressing mode will be used. Addresses shall be truncated without error in an addressing mode is forced which does not require the entire value of the address. For example, LDA \$0203 and LDA |\$010203 are completely equivalent. If the addressing mode is not forced, and the type of addressing cannot be determined from context, the assembler shall assume that a two byte address is to be used. If an instruction does not have a short addressing mode (as in LDA < which has no direct page indexed by Y) and a short address is used in the operand, the assembler shall automatically extend the address by padding the most significant bytes with zeroes in order to extend the address to the length needed. As with immediate address, any expression evaluation shall take place before the address is selected; thus, the address selection character is only used once, before the address of expression.
- 7.3.3.6 The ! (exclamation point) character should be supported as an alternative to the | (vertical bar).
- 7.3.3.7 A long indirect address is indicated in the operand field of an instruction field of an instruction by surrounding the direct page address where the indirect address is found by square brackets; direct page addresses which contain sixteen-bit addresses are indicated by being surrounded by parentheses.
- 7.3.3.8 The operands of a block move instruction are specified as source bank, destination bank—the opposite order of the object bytes generated.
- 7.3.4 Comment Field—The comment field may start no sooner than one space after the operation code field or operand field depending on instruction type.

Compatibility Issue	W65C816/802	W65C02	NMOS 6502	W65C816S	W65C02S
S (Stack)	Always page 1 (E=1), 8 bits; 16 bits when E=0	Always page 1, 8 bits	Always page 1, 8 bits	Always page 1 (E=1), 8 bits; 16 bits when E=0	Always page 1, 8 bits
X (X Index Reg)	Indexed page zero always in page 0 (E=1), Cross page (E=0)	Always page 0	Always page 0	Indexed page zero always in page 0 (E=1), Cross page (E=0)	Always page 0
Y (Y Index Reg)	Indexed page zero always in page 0 (E=1), Cross page (E=0)	Always page 0	Always page 0	Indexed page zero always in page 0 (E=1), Cross page (E=0)	Always page 0
A (Accumulator)	8 bits (M=1), 16 bits (M=0)	8 bits	8 bits	8 bits (M=1), 16 bits (M=0)	8 bits
(Flag Reg)	N, V, and Z flags valid in decimal mode. D=0 after reset/interrupt	N, V, and Z flags valid in decimal mode. D=unknown after reset. D not modified after interrupt	N, V, and Z flags invalid in decimal mode. D = unknown after reset. D not modified after interrupt	N, V, and Z flags valid in decimal mode. D=0 after reset/interrupt	N, V, and Z flags valid in decimal mode. D=0 after reset/interrupt
Timing					
A. ABS,X ASL, LSR, ROL with no Page Crossing	7 cycles	6 cycles	7 cycles	7 cycles	6 cycles
B. Jump Indirect Operand=XXXX	5 cycles	6 cycles	5 cycles and invalid page crossing	5 cycles	6 cycles
C. Branch Across Page	4 cycles (E=1)	4 cycles	4 cycles	4 cycles (E=1)	4 cycles
D. Decimal Mode	No add. cycle	Add 1 cycle	No add. cycle	No add. cycle	Add 1 cycle
BRK Vector	00FFFE,F (E=1) BRK bit=0 on stack if IRQ, NMI, ABORT. 00FFE6,7 (E=0) X=X on stack always	FFFE,F BRK bit=0 on stack if IRQ, NMI	FFFE,F BRK bit=0 on stack if IRQ, NMI	00FFFE,F (E=1) BRK bit=0 on stack if IRQ, NMI, ABORT. 00FFE6,7 (E=0) X=X on stack always	FFFE,F BRK bit=0 on stack if IRQ, NMI
Interrupt or Break Bank Address	PBR not pushed (E=1), RTI, PBR, not pulled (E=1), PBR pushed (E=0), RTI, PBR pulled (E=0)	Not available	Not available	PBR not pushed (E=1), RTI, PBR, not pulled (E=1), PBR pushed (E=0), RTI, PBR pulled (E=0)	Not available
Memory Lock (ML-)	ML-=0 during Read Modify and Write cycles	ML-=0 during Modify and Write cycles	Not available	ML-=0 during Read Modify and Write cycles	ML-=0 during Modify and Write cycle
Indexed Across Page Boundary (d),y;a,x;a,y	Extra read of invalid address	Extra read of last instruction fetch	Extra read of invalid address	Extra read of invalid address	Extra read of last instruction fetch
RDY Pulled during Write cycle	Ignored (E=1) for W65C802 only. Processor stops (E=0)	Processor stops	Ignored	Ignored (E=1) for W65C802 only. Processor stops (E=0)	Processor stops

Compatibility Issue	W65C816/802	W65C02	NMOS 6502	W65C816S	W65C02S
WAI & STP instructions	Available	Available	Not available	Available	Available
Unused OP Codes	One reserved OP Code specified as WDM will be used in future systems. The W65C816S performs a no-operation.	No operation	Unknown and some "hang up" processor	One reserved OP Code specified as WDM will be used in future systems. The W65C816S performs a no-operation.	No operation
Bank Address Handling	PBR=00 after reset or interrupts	Not available	Not available	PBR=00 after reset or interrupts	Not available
R/W- during Read-Modify-Write instructions	E=1, R/W=0 during Modify and Write cycles. E=0, R/W=0 only during Write cycle	R/W=0 only during Write cycle	R/W=0 during Modify and Write cycles	E=1, R/W=0 during Modify and Write cycles. E=0, R/W=0 only during Write cycle	R/W=0 only during Write cycle
Pin 7	W65C802=SYNC W65C816S=VPA	SYNC	SYNC	W65C802=SYNC W65C816S=VPA	SYNC
COP Instruction signatures 00-7F defined. Signatures 80-FF reserved	Available	Not available	Not available	Available	Not available
Full static operation	No	No	No	Yes	Yes
Number of cycles to reset	6	6	7	7	7
Pullup resistors on ABORT-, IRQ-, NMI-, BE-, RES-	Yes	Yes	Yes	No	No
RDY has active pullup	No	No	No	Yes	Yes
RDY can be wire ORed	Yes	Yes	Yes	Yes	Yes
BE pin	Yes	No	No	Yes	Yes
44 pin QFP	No	No	No	Yes	Yes

8.1 Stack Addressing

When in the Native mode, the Stack may use memory locations 000000 to 00FFFFFF. The effective address of Stack, Stack Relative, and Stack Relative Indirect Indexed addressing modes will always be within this range. In the Emulation mode, the Stack address range is 000100 to 0001FF. The following opcodes and addressing modes will increment or decrement beyond this range when accessing two or three bytes: JSL; JSR(a,x); PEA, PEI, PER, PHD, PLD, RTL; d, s; (d,s), y

8.2 Direct Addressing

- 8.2.1 The Direct Addressing modes are often used to access memory registers and pointers. The effective address generated by Direct; Direct,X and Direct,Y addressing modes will always be in the Native mode range 000000 to 00FFFF. When in the Emulation mode, the direct addressing range is 000000 to 0000FF, except for [Direct] and [Direct],Y addressing modes and the PEI instruction which will increment from 0000FE or 0000FF into the Stack area.
- 8.2.2 When in the Emulation mode and DH is not equal to zero, the direct addressing range is 00DH00 to 00DHFF, except for [Direct] and [Direct],Y addressing modes and the PEI instruction which will increment from 00DHFE or 00DHFF into the next higher page.
- 8.2.3 When in the Emulation mode and DL is not equal to zero, the direct addressing range is 000000 to 00FFFF.

8.3 Absolute Indexed Addressing

The Absolute Indexed addressing modes are used to address data outside the direct addressing range. The W65C02S addressing range is 0000 to FFFF. Indexing from page FFX may result in a 00YY data fetch when using the W65C02S. In contrast, indexing from page ZZFFXX may result in ZZ+1,00YY when using the W65C816S.

8.4 ABORTB Input

- 8.4.1 ABORTB should be held low for a period not to exceed one cycle. Also, if ABORTB is held low during the Abort Interrupt sequence, the Abort Interrupt will be aborted. It is not recommended to abort the Abort Interrupt. The ABORTB internal latch is cleared during the second cycle of the Abort Interrupt. Asserting the ABORTB input after the following instruction cycles will cause registers to be modified:
 - 8.4.1.1 Read-Modify-Write: Processor status modified if ABORTB is asserted after a modify cycle.
 - 8.4.1.2 RTI: Processor status modified if ABORTB is asserted after cycle 3.
 - 8.4.1.3 IRQB, NMIB, ABORTB BRK, COP: When ABORTB is asserted after cycle 2, PBR and DBR will become 00 (Emulation mode) or PBR will become 00 (Native mode).
- 8.4.2 The ABORT Interrupt has been designed for virtual memory systems. For this reason, asynchronous ABORTB's may cause undesirable results due to the above conditions.

8.5 VDA and VPA Valid Memory Address Output Signals

When VDA or VPA are high and during all write cycles, the Address Bus is always valid. VDA and VPA should be used to qualify all memory cycles. Note that when VDA and VPA are both low, invalid addresses may be generated. The Page and Bank addresses could also be invalid. This will be due to low byte addition only. The cycle when only low byte addition occurs is an optional cycle for instructions which read memory when the Index Register consists of 8 bits. This optional cycle becomes a standard cycle for the Store instruction, all instructions using the 16-bit Index Register mode, and the Read-Modify-Write instruction when using 8- or 16-bit Index Register modes.

8.6 Apple II, IIe, IIc and II+ Disk Systems

VDA and VPA should not be used to qualify addresses during disk operation on Apple systems. Consult your Apple representative for hardware/software configurations.

8.7 DB/BA operation when RDY is Pulled Low

When RDY is low, the Data Bus is held in the data transfer state (i.e. PHI2 high). The Bank address external transparent latch should be latched when the PHI2 clock or RDY is low.

8.8 M/X Output

The M/X output reflects the value of the M and X bits of the processor Status Register. The REP, SEP and PLP instructions may change the state of the M and X bits. Note that the M/X output is invalid during the instruction cycle following REP, SEP and PLP instruction execution. This cycle is used as the opcode fetch cycle of the next instruction.

8.9 All Opcodes Function in All Modes of Operation

8.9.1 It should be noted that all opcodes function in all modes of operation. However, some instructions and addressing modes are intended for W65C816S 24-bit addressing, and are therefore less useful for the emulation mode. The following is a list of instructions and addressing modes which are primarily intended for W65C816S use: JSL;RTL;[d];[d],y;JMP al;JML;al,al,x

8.9.2 The following instructions may be used with the emulation mode even though a Bank Address is not multiplexed on the Data Bus: PHK;PHB;PLB

8.9.3 The following instructions have "limited" use in the Emulation mode:

8.9.3.1 The REP and SEP instructions cannot modify the M and X bits when in the Emulation mode. In this mode the M and X bits will always be high (logic 1).

8.9.3.2 When in the Emulation mode, the MVP and MVN instructions use the X and Y Index Registers for the memory address. Also, the MVP and MVN instructions can only move data within the memory range 0000 (Source Bank) to 00FF (Destination Bank) for the W65C816S, and 0000 to 00FF for the emulation mode.

8.10 Indirect Jumps

The JMP (a) and JML (a) instructions use the direct Bank for indirect addressing, while JMP (a,x) and JSR (a,x) use the Program Bank for indirect address tables.

8.11 Switching Modes

When switching from the Native mode to the Emulation mode, the X and M bits of the Status Register are set high (logic 1), the high byte of the Stack is set to 01, and the high bytes of the X and Y Index Registers are set to 00. To save previous values, these bytes must always be stored before changing modes. Note that the low byte of the S, X and Y Registers and the low and high byte of the Accumulator (A and B) are not affected by a mode change.

8.12 How Hardware Interrupts, BRK, and COP Instructions Affect the Program Bank and the Data Bank Registers

- 8.12.1 When in the Native mode, the Program Bank register (PBR) is cleared to 00 when a hardware interrupt, BRK or COP is executed. In the Native mode, previous PBR contents is automatically saved on Stack.
- 8.12.2 In the Emulation mode, the PBR and DBR registers are cleared to 00 when a hardware interrupt, BRK or COP is executed. In this case, previous contents of the PBR are not automatically saved.
- 8.12.3 Note that a Return from Interrupt (RTI) should always be executed from the same "mode" which originally generated the interrupt.

8.13 Binary Mode

The Binary Mode is set whenever a hardware or software interrupt is executed. The D flag within the Status Register is cleared to zero.

8.14 WAI Instruction

The WAI instruction pulls RDY low and places the processor in the WAI "low power" mode. NMIB, IRQB or RESB will terminate the WAI condition and transfer control to the interrupt handler routine. Note that an ABORTB input will abort the WAI instruction, but will not restart the processor. When the Status Register I flag is set (IRQB disabled), the IRQB interrupt will cause the next instruction (following the WAI instruction) to be executed without going to the IRQB interrupt handler. This method results in the highest speed response to an IRQB input. When an interrupt is received after an ABORTB which occurs during the WAI instruction, the processor will return to the WAI instruction. Other than RESB (highest priority), ABORTB is the next highest priority, followed by NMIB or IRQB interrupts.

8.15 The STP Instruction

The STP instruction disables the PHI2 clock to all circuitry. When disabled, the PHI2 clock is held in the high state. In this case, the Data Bus will remain in the data transfer state and the Bank address will not be multiplexed onto the Data Bus. Upon executing the STP instruction, the RESB signal is the only input which can restart the processor. The processor is restarted by enabling the PHI2 clock, which occurs on the falling edge of the RESB input. Note that the external oscillator must be stable and operating properly before RESB goes high.

8.16 COP Signatures

Signatures 00-7F may be user defined, while signatures 80-FF are reserved for instructions on future microprocessors (i.e., W65C832). Contact WDC for software emulation of future microprocessor hardware functions.

8.17 WDM Opcode Use

The WDM opcode will be used on future microprocessors. For example, the new W65C832 uses this opcode to provide 32-bit floating-point and other 32-bit math and data operations. Note that the W65C832 will be a plug-to-plug replacement for the W65C816S, and can be used where high-speed, 32-bit math processing is required. The W65C832 will be available in the near future.

8.18 RDY Pulled During Write

The NMOS 6502 does not stop during a write operation. In contrast, both the W65C02S and the W65C816S do stop during write operations.

8.19 MVN and MVP Affects on the Data Bank Register

The MVN and MVP instructions change the Data Bank Register to the value of the second byte of the instruction (destination bank address).

8.20 Interrupt Priorities

The following interrupt priorities will be in effect should more than one interrupt occur at the same time:

<u>Highest Priority</u>	<u>Lowest Priority</u>
RESB	ABORTB, NMIB, IRQB

8.21 Transfers from 8-Bit to 16-Bit, or 16-Bit to 8-Bit Registers

All transfers from one register to another will result in a full 16-bit output from the source register. The destination register size will determine the number of bits actually stored in the destination register and the values stored in the processor Status Register. The following are always 16-bit transfers, regardless of the accumulator size: TCS;TSC;TCD;TDC

8.22 Stack Transfers

When in the Emulation mode, a 01 is forced into SH. In this case, the B Accumulator will not be loaded into SH during a TCS instruction. When in the Native mode, the B Accumulator is transferred to SH. Note that in both the Emulation and Native modes, the full 16 bits of the Stack Register are transferred to the A, B and C Accumulators, regardless of the state of the M bit in the Status Register.

to COP signature

Paragraph 00-7 and 00-8 are reserved for internal use only. All other paragraphs are reserved for internal use only.

3.17 - WDM Queue

The WDM queue will be used to store incoming data. The WDM queue will be used to store incoming data. The WDM queue will be used to store incoming data.

3.18 - RUF Error During Frame

The RUF error occurs during a frame transfer. The RUF error occurs during a frame transfer. The RUF error occurs during a frame transfer.

3.19 - RUF and RUFV Errors on the Data Bank Register

The RUF and RUFV errors occur on the data bank register. The RUF and RUFV errors occur on the data bank register. The RUF and RUFV errors occur on the data bank register.

3.20 - Internal Interrupts

The following internal interrupts will occur during a frame transfer. The following internal interrupts will occur during a frame transfer. The following internal interrupts will occur during a frame transfer.

Interrupt Name	Priority
INTERRUPT 1	High
INTERRUPT 2	Low

3.21 - Transfer from 8-Bit to 16-Bit or 16-Bit to 8-Bit Registers

The transfer from one register to another will result in a bus error. The transfer from one register to another will result in a bus error. The transfer from one register to another will result in a bus error.

3.22 - Stack Transfer

When in the hardware mode, a stack transfer will occur. When in the hardware mode, a stack transfer will occur. When in the hardware mode, a stack transfer will occur.